FeFET_model.pdf (1.95 MB)

A Computationally Efficient Compact Model for Ferroelectric FinFETs Switching with Asymmetric Non-Periodic Input Signals

Download (1.95 MB)
posted on 2022-02-22, 03:22 authored by Amol GaidhaneAmol Gaidhane, Raghvendra Dangi, Shubham SahayShubham Sahay, Amit Verma, Yogesh Singh Chauhan
In this paper, we develop a Verilog-A implementable compact model for the dynamic switching of ferroelectric Fin-FETs (Fe-FinFETs) for asymmetric non-periodic input signals. We use the multi-domain Preisach Model to capture the saturated P-E loop of the ferroelectric capacitors. In addition to the saturation loop, we model the history dependent minor loop paths in the P-E by tracing input signals’ turning points. To capture the input signals’ turning points, we propose an R-C circuit based approach in this work. We calibrate our proposed model with the experimental data, and it accurately captures the history effect and minor loop paths of the ferroelectric capacitor. Furthermore, the elimination of storage of each turning point makes the proposed model computationally efficient compared with the previous implementations. We also demonstrate the unique electrical characteristics of Fe-FinFETs by integrating the developed compact model of Fe-Cap with the BSIM-CMG model of 7nm FinFET.


Swarnajayanti Fellowship (Grant No. – DST/SJF/ETA-02/2017-18) and FIST Scheme (Grant No. – SR/FST/ETII-072/2016) of the Department of Science, India.


Email Address of Submitting Author

ORCID of Submitting Author


Submitting Author's Institution

Indian Institute of Technology Kanpur

Submitting Author's Country

  • India

Usage metrics