FINAL_VERSION.pdf (720.44 kB)
Download file

A Pipelined Algorithm and Area-Efficient Architecture for Serial Real-Valued FFT

Download (720.44 kB)
posted on 2022-02-01, 03:14 authored by Fang HongJiFang HongJi
In this brief, we present a novel pipelined architecture for real-valued fast Fourier transform (RFFT), which is dedicated to processing serial input data.
An optimized algorithm of the stage division for RFFT is proposed to achieve an area-efficient RFFT computing structure with full hardware utilization.
A single path butterfly (SBF) and a real rotator are merged into one processing element (PE) in each stage except the last stage to save latency and hardware resources.


Email Address of Submitting Author

ORCID of Submitting Author


Submitting Author's Institution

Zhe Jiang University

Submitting Author's Country

  • China

Usage metrics