Asymmetrical ZVS-PWM Switched-Capacitor Based Half-Bridge DC-DC Converter With Switch Peak Voltage of $V_{in}/2$

Angélica Paula Caús, Guilherme Martins Leandro, and Ivo Barbi, *Life Fellow, IEEE*

Abstract - This paper presents a new power converter topology generated by the integration of the asymmetrical ZVS-PWM dc-dc converter with a switched-capacitor ladder-type commutation cell. Circuit operation and theoretical analysis with emphasis on the soft-commutation process are included in the paper. The main advantage of the proposed converter with respect to the conventional asymmetrical half-bridge dc-dc converter is the reduction of the voltage stress across the power switches to the half of the input dc bus voltage, enabling the utilization of lower voltage rating components. Experiments conducted on a laboratory prototype with 1.4 kW power-rating, 800 V input voltage, 48 V output voltage and 100 kHz switching frequency are included, to verify the theoretical analysis and the design methodology. The maximum efficiency of the experimental non-optimized prototype was 93.6%.

Index Terms - Asymmetrical dc-dc converter, pulse-width-modulation, switched-capacitor, zero voltage switching.

I. INTRODUCTION

In recent years, the increasing demand for power sources with high voltage and efficiency and low electromagnetic interference, together with light weight and reduced size, has led to the need for designers to develop new techniques or improve existing ones. Thus, dc-dc converters, which process high levels of power and energy, are currently one of the main subjects of focus in power electronics research.

The asymmetrical half-bridge dc-dc converter, initially presented by P. Imbertson and N. Mohan in [1] and studied in [2-12], presents high gain and high efficiency, soft commutation in the power semiconductors, small number of components, and is one of the most promising topologies in low-to-medium power applications. However, the voltage stresses on the switches are the same as the voltage in its power source, which hinders its implementation in applications that require high input voltages. For this reason, in applications where the input stage is as high as 750-1000 V, this converter is not always a suitable choice, since it would require the use of semiconductors with rated voltages of 1200 V.

Three-level isolated dc-dc converters [13-16] may solve this issue and are the most commonly used solutions for isolated dc-dc converter designs with these specifications. However, they use a larger number of components in the power stage, in addition to the need, in many applications, to control the voltages across the input capacitors, as this

equalization does not occur spontaneously. This control requires the use of voltage sensors and additional circuitry, contributing to the increase in equipment cost and complexity. In addition, these topologies are not suitable for asymmetric operation, as this type of operation does not allow the equalization of the voltages in the capacitors. Even for symmetrical topologies, the distribution of voltages across the capacitors is sensitive to the modulation employed or to the imperfections of the gate signals of the switches.

The series asymmetrical half-bridge converter with voltage autobalance is proposed to reduce the power semiconductors voltage stress to half of the input voltage [17]. Besides reducing the voltage across the switches, the proposed solution provides ZVS transition and natural voltage equalization across the input dividing voltage capacitors without control.

As a solution for the issue of high-voltage input, it is also possible to use commutation cells in a switched-capacitor, such as the ladder cell [18]. However, the switched capacitor converter does not allow control of the load voltage by adjustments of the duty cycle D and this is its main disadvantage in relation to conventional converters.

Isolated dc-dc converters combining switched capacitor circuits and conventional isolated dc-dc topologies were proposed, aiming to reduce power switches voltage ratings and allow operation with wide voltage conversion range [19].

With the aim of combining the features of the asymmetrical half-bridge converter and the ladder-type commutation cell, this paper presents the asymmetrical half-bridge switched capacitor converter, as an alternative solution to the issue of high-voltage input, which preserves all the attributes of the original asymmetrical half-bridge converter, such as the output current and soft commutation, with a natural reduction in voltage stress of the components of the power stage to half the voltage value of the power source.

In the proposed converter, as will be shown below, the voltages of the input capacitors are naturally balanced, without the need for control, as usually occurs in isolated dc-dc converters based on multi-level topologies.

II. PROPOSED CONVERTER

The power stage of the proposed converter shown in Fig. 1(a) is comprised of four power semiconductors S_1 , S_2 , S_3 and S_4 , two fixed capacitors C_1 and C_2 , a floating capacitor C_S , a high frequency transformer T_1 , an output rectifier stage made

up of diodes D_1 , D_2 , D_3 and D_4 , and an output filter comprised of L_o and C_o . The load is represented by resistance R_o . The inductances L_m and L_c represent, respectively, the magnetizing inductance of the transformer and the commutation inductance, usually formed by the leakage inductance of the transformer in addition to an external inductance.

The capacitor C_d is used to block the dc component of the voltage V_{ab} , generated due to the asymmetry of the converter, as occurs in the conventional asymmetrical half bridge converter.

Fig. 1. (a) DC-DC hybrid half bridge converter. (b) Gate signals.

Fig. 1(b) shows the gate signals of the ideal switches, without the dead time, which will be included later in Section V, where the commutation analysis of the converter switches is made. The proposed converter operates with asymmetrical pulse-width modulation (PWM). The switches S_1 and S_3 are set to conduct during the time interval $(0-DT_s)$ and S_2 and S_4 are set to conduct during the complementary time interval (DT_s-T_s) .

The voltages across the capacitors C_1 , C_2 and C_s and the switches S_1 , S_2 , S_3 and S_4 are equal to half the voltage of the input source designated by V_{in} , this being the additional characteristic of this converter in relation to the conventional asymmetrical half-bridge converter.

III. OPERATION PRINCIPLES OF THE PROPOSED CONVERTER

In order to simplify the description of the operation and the analysis of the converter in the steady-state regime, the following simplifying hypotheses are adopted: 1) all power semiconductors, inductors and capacitors are considered ideal; 2) the voltages of capacitors are considered constant during a switching period; 3) the inductance L_o of the output filter is considered sufficiently high so that its current can be considered constant during a period of operation; and 4) a single resistance R_s , associated in series with the floating capacitor C_s , represents all the conduction losses of the power semiconductors.

During a period of operation, the ideal converter has six operation stages which are described as follows. The topological stages are shown in Fig. 2 and the corresponding relevant waveforms are given in Fig. 3.

A. First stage of operation ($t_2 - t_3$)

The first stage of operation, which is shown in Fig. 2(a), starts at the moment when the current in the inductance L_c reaches a value equal to the output current reflected to the primary side of the transformer (I'_o), thus enabling the

switches S_1 and S_3 to conduct. In this operation stage, the voltage source V_{in} supplies energy to the converter and the load.

B. Second stage of operation ($t_3 - t_4$)

The second stage of operation, which is shown in Fig. 2(b), starts at the moment when S_1 and S_3 are gated off. The current in the commutation inductance (i_{Lc}) does not reverse its direction instantly. Thus, the current is conducted through the intrinsic diodes of the switches S_2 and S_4 . All diodes of the output rectifier start to conduct and the voltage at its terminals becomes zero.

C. Third stage of operation ($t_4 - t_5$)

The third stage of operation, which is shown in Fig. 2(c), starts at the moment when i_{Lc} reaches a null value, reversing its direction. Thus, i_{Lc} is conducted through the channels of S_2 and S_4 . All diodes of the output rectifier continue to conduct.

D. Fourth stage of operation ($t_5 - t_6$)

The fourth stage of operation, which is shown in Fig. 2(d), starts at the moment when i_{Lc} reaches a value equal to $-I'_o$. In this time interval, the capacitor C_d supplies energy for the load. C_2 and C_s are connected in parallel, allowing the discharge of C_s . This stage is concluded at the moment when the switches S_2 and S_4 are gated off and S_1 and S_3 are gated on.

E. Fifth stage of operation ($t_0 - t_1$)

The fifth stage of operation, which is shown in Fig. 2(e), starts at the moment when the switches S_2 and S_4 are gated off. As occurs in the second stage of operation, the current in the commutation inductance is not reversed instantly. Thus, all diodes of the output rectifier start to conduct and the converter does not provide energy transfer for the load.

F. Sixth stage of operation ($t_1 - t_2$)

The sixth stage of operation, which is shown in Fig. 2(f), starts at the moment when i_{Lc} reaches a null value, therefore reversing its direction and enabling the current, which up to this point is conducted by the intrinsic diodes of the switches S_1 and S_3 , to flow through the channel of the MOSFETs. However, the load voltage remains equal to zero since i_{Lc} is lower than the absolute value of I'_o .

IV. THEORETICAL ANALYSIS OF THE PROPOSED CONVERTER

The average value of the load voltage V_o can be determined by analyzing the waveform of the voltage at the terminals of the output rectifier v_{ret} . In order to simplify the analysis, v_{ret} is reflected to the primary side of the transformer and its waveform is represented in Fig. 4.

On analyzing the topological stages presented in Fig. 2, the equations which define the voltages in the primary side of the transformer are determined. These are presented for the first and fourth stages of operation by expressions (1) and (2), respectively. For the other operating stages the voltage is null, as described in the previous section.

$$v'_{ret(t_1-t_2)} = (1-D) \frac{V_{in}}{2}. \quad (1)$$

$$v'_{ret(t_3-t_4)} = D \frac{V_{in}}{2}. \quad (2)$$

Based on the analysis of the stages of operation, the values for v_{Lc} during the time intervals represented by t_a and t_b are defined by (3) and (4), respectively.

Fig. 2. Topological stages for the proposed converter: (a) first stage ($t_2 - t_3$). (b) Second stage ($t_3 - t_4$). (c) Third stage ($t_4 - t_5$). (d) Fourth stage ($t_5 - t_6$). (e) Fifth stage ($t_0 - t_1$). (f) Sixth stage of operation ($t_1 - t_2$).

In Fig. 4 it can be noted that, for the time intervals represented by t_a and t_b , $v_{ret'}$ is null, which leads to a reduction in the static gain of the converter. Thus, in order to the static gain to be determined it is necessary to determine the time intervals t_a and t_b .

On analyzing the waveforms of the voltage and the current on the commutation inductance (v_{Lc} and i_{Lc}), in Fig. 3, it can be observed that there is a voltage across L_c only during the time intervals represented by t_a and t_b . Thus, the duration of these time intervals can be defined through determining v_{Lc} .

$$v_{Lc t_a} = (1-D) \frac{V_{in}}{2} \quad (3)$$

$$v_{Lc t_b} = -D \frac{V_{in}}{2} \quad (4)$$

As previously defined, at the moment that i_{Lc} reaches the output current value reflected to the primary side of the transformer, the converter once again supplies energy to the load. Thus, the current in L_c at the moment when the third stage of operation is concluded is equal to $-I'_o$.

Fig. 3. Typical waveforms of the proposed converter.

$$t_a = \frac{4L_c I'_o}{(1-D)V_{in}} \quad (5)$$

$$t_b = \frac{4L_c I'_o}{DV_{in}} \quad (6)$$

Fig. 4. Waveform of the voltage at the output terminals of the bridge rectifier reflected to the primary side of the transformer.

Having defined the values for t_a and t_b , the average value for the output voltage reflected to the primary is obtained through the following equation

$$V'_o = \frac{1}{T_s} \left[\int_{t_a}^{DT_s} (1-D) \frac{V_{in}}{2} dt + \int_{DT_s+t_b}^{T_s} (D) \frac{V_{in}}{2} dt \right] \quad (7)$$

Evaluating (7), we find the static gain given by

$$q = \frac{V_o}{V_{in}} = \frac{D(1-D)}{n} - \frac{4f_s L_c I'_o}{nV_{in}}. \quad (8)$$

where n is the transformer turns ratio.

Fig. 5 shows the converter static gain for different values of D as function of the normalized load current reflected to the transformer primary side, given by

$$\bar{I}_o = \frac{4f_s L_c I'_o}{V_{in}}. \quad (9)$$

To determine the current stresses in the capacitors of the switched-capacitor stage, the non-idealities of the transformer are neglected. Thus, it is considered that the current through commutation inductance is instantly reversed and the proposed converter operates in only two stages.

To simplify the analysis of the switched capacitor stage formed by S_1 - S_4 , C_1 , C_2 , C_s , R_s , and V_{in} , a current source with a current equal to I'_o is connected at the terminals ab .

Fig. 5. Static gain of the proposed converter as a function of $\bar{I}_o'$ for different values of the duty cycle D .

During the first stage of operation, shown in Fig. 6(b), the instantaneous currents in the capacitors C_1 , C_2 and C_S are given by (10), (11) and (12), respectively.

$$i_{C_1}(t) = \frac{DI_o'}{12f_s\tau} \frac{1}{\left(1 - e^{-\frac{D}{f_s\tau}}\right)} e^{-\frac{t}{\tau}} + \frac{I_o'}{3} \quad (10)$$

$$i_{C_2}(t) = -\frac{DI_o'}{12f_s\tau} \frac{1}{\left(1 - e^{-\frac{D}{f_s\tau}}\right)} e^{-\frac{t}{\tau}} + \frac{I_o'}{3} \quad (11)$$

$$i_{C_S}(t) = \frac{DI_o'}{6f_s\tau} \frac{1}{\left(1 - e^{-\frac{D}{f_s\tau}}\right)} e^{-\frac{t}{\tau}} + \frac{I_o'}{3} \quad (12)$$

During the second stage of operation, the above mentioned currents are given by (13), (14) and (15), respectively.

$$i_{C_1}(t) = \frac{DI_o'}{4f_s\tau} \frac{1}{\left(1 - e^{-\frac{(1-D)}{f_s\tau}}\right)} e^{-\frac{t}{\tau}} \quad (13)$$

$$i_{C_2}(t) = -\frac{DI_o'}{4f_s\tau} \frac{1}{\left(1 - e^{-\frac{(1-D)}{f_s\tau}}\right)} e^{-\frac{t}{\tau}} \quad (14)$$

$$i_{C_S}(t) = -\frac{DI_o'}{2f_s\tau} \frac{1}{\left(1 - e^{-\frac{(1-D)}{f_s\tau}}\right)} e^{-\frac{t}{\tau}} \quad (15)$$

Let us assume that $C_1 = C_2 = C_S = C$. Thus, the time constant τ is given by

$$\tau = \frac{4CR_s}{3} \quad (16)$$

The resistance R_s is equal to twice the $R_{ds(on)}$ resistance of one of the switches, defined in the manufacturer's data sheet, for the junction temperature provided in the dimensioning of the converter's power stage.

Fig. 6. (a) Simplified representation of the converter. (b) Equivalent circuit for the first stage of operation. (c) Equivalent circuit for the second stage of operation.

Using (10), (11), (12), (13), (14) and (15), the effective values of the normalized currents in C_1 , C_2 and C_S are found and represented in Fig. 7 as a function of the product $f_s\tau$, for $D=0.45$.

On analyzing the curves shown in Fig. 7, it can be noted that the effective value of the current in C_S is higher than those in C_1 and C_2 , regardless of the value of $f_s\tau$. It can also be observed that for values of $f_s\tau$ higher than 0.2, the effective values for the currents in the capacitors practically remain constant and close to their minimum values. However, for values of $f_s\tau$ below 0.2, the effective values of the currents increase exponentially, contributing to the elevation of the conduction loss.

Fig. 7. Graphic representation of effective values of the currents in C_1 , C_2 and C_S , normalized in relation to I_o' as a function of $f_s\tau$, for $D=0.45$.

V. COMMUTATION ANALYSIS

Due to the asymmetry of the converter, the currents in inductor L_c at the instant S_2 and S_4 are turned off is different from the instant S_1 and S_3 are turned off. These currents are given by (17) and (18), respectively.

$$i_{L_c(2,4)} = I'_o + I'_o(1-2D) \left[1 - \frac{4f_s L_c I'_o}{D(1-D)V_{in}} \right] - \frac{D(1-D)nV_{in}}{4L_m f_s} \quad (17)$$

$$i_{L_c(1,3)} = I'_o + I'_o(1-2D) \left[1 - \frac{4f_s L_c I'_o}{D(1-D)V_{in}} \right] + \frac{D(1-D)nV_{in}}{4L_m f_s} \quad (18)$$

The ZVS range depends on the energy stored in the inductor L_c at the instant of the commutation, to charge and discharge the commutation capacitors associated in parallel with the switches. Thus, the ZVS is not achieved if the necessary energy is not stored in L_c before the beginning of the commutation. Consequently, the limit load range with ZVS is imposed by the smallest current in L_c , that occurs at the instant the switches S_2 and S_4 are turned off.

Due to similarity in the analysis of the two commutations, in this study only the analysis for the commutation of switches S_2 and S_4 is described, since it is the more critical of the two. Before the start of the commutation, the current i_{Lc} circulates through switches S_2 and S_4 and the corresponding topological stage is given in Fig. 8(a), where $V_{Cs2} = V_{Cs4} = 0$ and $V_{Cs1} = V_{Cs3} = V_{in}/2$.

Fig. 8. Topological stages during commutation. (a) Before S_2 and S_4 turn off ($t_6 - t_0$). (b) Linear stage ($t_0 - t_{0a}$). (c) Resonant stage ($t_{0a} - t_{0b}$). (d) End of commutation ($t_{0b} - t_{0c}$).

A. Linear stage ($t_0 - t_{0a}$)

At time $t = t_0$ the semiconductors S_2 and S_4 are gated off and the linear stage of commutation begins. The capacitors C_{S2}

and C_{S4} charge while C_{S1} and C_{S3} discharge with constant current and the respective voltages evolve linearly. This stage ends at time $t = t_{0a}$ when the voltage V_{CS4} becomes equal to V_{Cd} , that is the voltage across the capacitor C_d . This commutation stage is represented in Fig. 8(b).

B. Resonant stage ($t_{0a} - t_{0b}$)

At time $t = t_{0a}$ the resonant stage of commutation starts, represented by the topological stage shown in Fig. 8(c). During this time interval the voltage across the inductance L_m is null and there is some resonance between the inductance L_c and the commutation capacitance. This stage of commutation ends when $V_{CS2} = V_{CS4} = V_{in}/2$ and $V_{CS1} = V_{CS3} = 0$.

In Fig. 9 the main waveforms for turn off of S_2 and S_4 are shown.

Fig. 9. Circuit waveforms for the commutation initiated at time $t = t_6$, when S_2 and S_4 turn off.

After time $t = t_{0b}$ the diodes arranged in antiparallel with S_1 and S_3 start to conduct the current i_{Lc} . The corresponding topological stage is shown in Fig. 8(d).

At time $t = t_{0c}$ the semiconductors are enabled to conduct before the current i_{Lc} is reversed, so that ZVS is achieved. The dead time t_{d2} must be longer than the commutation time t_{c2} .

C. Duration of Commutation

The duration of the linear stage of the commutation of the semiconductors S_2 and S_4 is

$$t_{l2} = 2C_c \frac{(1-D)V_{in}}{I_{Lc}}. \quad (19)$$

The normalized state plane trajectory is shown in Fig. 10, which represents the resonant stage of commutation, shown in Fig. 8(c).

The duration of the resonant time interval is

Fig. 10. Normalized state plane trajectory for the resonant stage of soft commutation.

$$t_{r2} = \frac{1}{\omega} \left[\frac{\pi}{2} - \cos^{-1} \left(\frac{DV_{in}}{2\sqrt{\left(\frac{DV_{in}}{2}\right)^2 + (ZI_{Lc})^2}} \right) \right] \quad (20)$$

where

$$Z = \sqrt{\frac{L_c}{4C_c}} \quad (21)$$

and

$$\omega = \frac{1}{\sqrt{\frac{L_c C_c}{2}}} \quad (22)$$

The duration of the commutation is the sum of the time intervals t_{l2} and t_{r2} and is given by

$$t_{c2} = t_{l2} + t_{r2} \quad (23)$$

As previously mentioned, the dead time t_{d2} must be longer than the time t_{c2} . Thus,

$$t_{d2} > t_{c2} \quad (24)$$

In general, $t_{r2} \approx 0$ and can be neglected.

VI. EXPERIMENTAL RESULTS

In order to validate the theoretical analysis of the proposed topology, an experimental prototype was designed and built, as shown in Fig. 11, and its specifications are given in Table I.

TABLE I
CONVERTER SPECIFICATIONS.

Specifications	Symbol	Value
Power Level	P_o	1.4 kW
Input voltage	V_{in}	800 V
Output voltage	V_o	48 V
Switching frequency	f_s	100 kHz

Fig. 11. Experimental prototype of the ZVS-PWM-SC asymmetrical half-bridge DC-DC converter.

The gate signals of the switches, with a dead time of 300 ns between them, generated by a DPS TMS320F28069, are shown in Fig.12.

Fig. 12. (a) Gate signals of S_1 and S_2 . (b) Gate signals of S_3 and S_4 .

In the experimental prototype a voltage clamping circuit was included, comprised of a fast diode (D_g), a resistor (R_g) and a capacitor (C_g), as shown in Fig. 13. This clamping circuit is employed to limit the peaks in the voltage across the diodes D_1 , D_2 , D_3 and D_4 of the output rectifier, caused by the reverse recovery currents during the commutations.

The voltage clamping circuit allows part of the energy stored in the commutation inductor L_c to be transferred to the output filter capacitor C_o , which contributes to increasing the efficiency of the converter.

The components employed in the clamping circuit, along with the other components used in the prototype, are given in Table II. The semiconductor used was a (SiC) MOSFET, with a rated drain-source voltage of 650 V.

TABLE II
PARAMETERS OF EXPERIMENTAL PROTOTYPE.

Component	Value
Input capacitor (C_1 - C_2)	25 μ F
Floating capacitor (C_3)	25 μ F
DC blocking capacitor (C_d)	4.7 μ F
Output capacitor (C_o)	1000 μ F
Clamp capacitor (C_g)	4.5 μ F
Total commutation inductance (L_c)	9.62 μ H
Output inductor (L_o)	25.2 μ H
Clamp resistor (R_g)	2.2 k Ω
Diode clamp (D_g)	MUR4100
Secondary side diodes (D_1 - D_4)	MBR40250TG
Main switches (S_1 - S_4)	SCT3120AL / 650 V
Transformer turns ratio (n)	2.25
Magnetizing inductance (L_m)	183 μ H
Leakage inductance (L_k)	1.62 μ H
Dead time (t_d)	300 ns

Fig. 13. Voltage clamping circuit to limit the voltage across diodes D_1 , D_2 , D_3 and D_4 , included in the experimental prototype.

Fig. 14 shows the experimental waveforms of the currents in the primary and secondary windings of the high frequency transformer of the converter, operating with a power of 1.4 kW and rated input and output voltages.

Fig. 14. Current waveforms in the transformer primary and secondary windings.

Fig. 15 shows the experimental waveforms of voltages across the switches S_1 , S_2 , S_3 and S_4 . It can be observed that the voltages across them are equal to 400 V, that is, half the value of the input voltage, which is 800 V. The main attribute of this converter in relation to the conventional asymmetrical half-bridge converter, which is the reduction in the voltage stresses on the components of the power stage, is then verified experimentally. It is also verified that the equalization of the voltages across the capacitors occur naturally, without any action of control.

(a)

(b)

Fig. 15. (a) Voltages across semiconductors S_1 and S_2 . (b) Voltages across semiconductors S_3 and S_4 .

Fig. 16 shows the gate signals and the voltages across the switches S_1 and S_2 during turning off. It can be observed that both switches turn off with ZVS. The gate signals and the voltages across the switches S_3 and S_4 presented in Fig. 17 show that both switches also turn off with ZVS.

Fig. 16. Gate signals and voltage stress of semiconductors S_1 and S_2 .

Fig. 17. Gate signals and voltage stress of semiconductors S_3 and S_4 .

These waveforms show that in the proposed converter, as in the conventional asymmetrical half-bridge converter, the switches operate with soft commutation. The minimum value for the processed power with soft commutation is dependent on the parameters of the converter design, as is the case for all other PWM converters with soft commutation.

The efficiency of the experimental prototype, for different power values, was measured with the aid of a Tektronix power analyzer (PA3000), and the resulting curve is shown in Fig. 18. The maximum efficiency obtained is equal to 93.6% for a power load of 1 kW. The aim of building the prototype was to demonstrate its functioning and validate the theoretical analysis and it was not optimized to reduce losses. The theoretical distribution of the losses is shown in Fig. 19, where it is noted that half of these losses occur in the diodes of the output rectifier stage. Therefore, the replacement of the full bridge rectifier with four diodes, by a midpoint rectifier with two diodes, should contribute to reduce losses and increase efficiency. It is also observed that these losses can be reduced with the use of a better material in the design and construction of the magnetic devices.

Fig. 18. Efficiency of the experimental prototype of the proposed converter.

Fig. 19. Theoretical distribution of losses in the converter power stage.

VII. CONCLUSIONS

A new isolated dc-dc converter topology, generated by the integration of the asymmetrical half-bridge dc-dc converter and the switched-capacitor ladder cell, for high input voltage operation with soft commutation has been proposed. The advantage of the proposed converter with respect to the conventional asymmetrical half-bridge dc-dc converter is the reduction of the voltage stress across the power switches to the half of the input dc bus voltage, enabling the utilization of lower voltage rating power semiconductors. Moreover, in contrast to the isolated three-level dc-dc converters, there is a natural balance of the voltages across the input voltage dividing capacitors, without the need for control. An

experimental prototype has been designed, constructed and tested in the laboratory to verify the converter operation principle and the theoretical analysis results. The authors believe that the proposed converter, like the series asymmetrical half-bridge converter with voltage autobalance for high input-voltage introduced in [17], can be a competitive candidate for low-to-medium power and high input voltage applications.

ACKNOWLEDGMENT

Angélica Paula Caús and Ivo Barbi acknowledge ANEEL and ENGIE Brasil Energia for financial support under project PE-00403-0042/2017 entitled "Um investimento = múltiplas funções: Desenvolvimento e avaliação técnica, regulatória e econômica de sistemas de armazenamento de energia aplicados a sistemas de geração centralizada e distribuída".

REFERENCES

- [1] P. Imbertson and N. Mohan, "Asymmetrical duty cycle permits zero switching loss in PWM circuits with no conduction loss penalty," in *Conference Record of the 1991 IEEE Industry Applications Society Annual Meeting*, Dearborn, MI, 1991, pp. 1061-1066 vol.1.
- [2] Xinyu Xu, A. M. Khambadkone and R. Oruganti, "Analysis and design of an optimized asymmetrical half-bridge DC-DC converter," in *The Fifth International Conference on Power Electronics and Drive Systems*, 2003. PEDS 2003., Singapore, 2003, pp. 120-125 Vol.1.
- [3] V. Meleshin and D. Ovchinnikov, "Improved Asymmetrical Half-Bridge Converters," in *2005 International Conference on Power Electronics and Drives Systems*, Kuala Lumpur, 2005, pp. 401-406.
- [4] E. -. Kim, J. -. Lee, J. -. Kwon, W. -. Choi and B. -. Kwon, "Asymmetrical PWM half-bridge convertor with independently regulated multiple outputs" in *IEE Proceedings - Electric Power Applications*, vol. 153, no. 1, pp. 14-22, 1 Jan. 2006.
- [5] Bor-Ren Lin, Huann-Keng Chiang, Chao-Hsien Tseng and Kao-Cheng Chen, "Analysis and Implementation of an asymmetrical half-bridge converter," in *2005 International Conference on Power Electronics and Drives Systems*, Kuala Lumpur, 2005, pp. 407-412.
- [6] S. Korotkov, V. Meleshin, R. Miftahutdinov and S. Fraidlin, "Soft Switched Asymmetrical Half-bridge DC/DC Converter: Steady-State Analysis. An Analysis Of Switching Processes," in *The Second International Telecommunications Energy Special Conference*, Budapest, Hungary, 1997, pp. 177-184.
- [7] Sang-Kyoo Han, Gun-Woo Moon and Myung-Joong Youn, "A high efficiency ZVS PWM asymmetrical half bridge converter for plasma display panel sustaining power module," in *2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551)*, Aachen, Germany, 2004, pp. 776-781 Vol.1.
- [8] B. Kohlhepp, M. Barwig and T. Duerbaum, "Influence of the Rectifier's Output Capacitance on the ZVS Transition in Asymmetrical Half-Bridge PWM Converters," 2019 10th International Conference on Power Electronics and ECCE Asia (ICPE 2019 - ECCE Asia), Busan, Korea (South), 2019, pp. 1107-1114.
- [9] S. Choi, J. Han, M. Lee, S. Ha and G. Moon, "A New APWM Half-Bridge Converter with Enhanced Zero-Voltage-Switching Range in Wide Input Voltage Range," 2019 10th International Conference on Power Electronics and ECCE Asia (ICPE 2019 - ECCE Asia), Busan, Korea (South), 2019, pp. 1933-1938.
- [10] B. Kohlhepp, M. Barwig and T. Duerbaum, "GaIn Improves Efficiency of an Asymmetrical Half-Bridge PWM Converter with Synchronous Rectifier," PCIM Europe 2019; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, Nuremberg, Germany, 2019, pp. 1-8.
- [11] J. Han, J. Kim, B. Lee, J. Lai and G. Moon, "High-Efficiency Asymmetrical Half-Bridge Converter With a New Coupled Inductor

Rectifier (CIR)," in *IEEE Transactions on Power Electronics*, vol. 34, no. 12, pp. 11541-11552, Dec. 2019, doi: 10.1109/TPEL.2019.2906722.

- [12] J. Han, J. Kim, S. Choi, J. Lai and G. Moon, "Asymmetrical Half-Bridge Converter With Zero DC-offset Current in Transformer Using New Rectifier Structure," 2018 International Power Electronics Conference (IPEC-Niigata 2018 -ECCE Asia), Niigata, 2018, pp. 4049-4053, doi: 10.23919/IPEC.2018.8507457.
- [13] J. R. Pinheiro and I. Barbi, "The three-level ZVS-PWM DC-to-DC converter," in *IEEE Transactions on Power Electronics*, vol. 8, no. 4, pp. 486-492, Oct. 1993. doi: 10.1109/63.261019.
- [14] P. M. Barbosa, F. Canales, J. M. Burdio and F. C. Lee, "A three-level converter and its application to power factor correction," in *IEEE Transactions on Power Electronics*, vol. 20, no. 6, pp. 1319-1327, Nov. 2005, doi: 10.1109/TPEL.2005.857533.
- [15] K. Jin, X. Ruan and F. Liu, "An Improved ZVS PWM Three-Level Converter," in *IEEE Transactions on Industrial Electronics*, vol. 54, no. 1, pp. 319-329, Feb. 2007, doi: 10.1109/TIE.2006.888792.
- [16] T. Mishima, H. Sugimura, K. F. Sayed, S. K. Kwon and M. Nakaoka, "Three-level phase-shift ZVS-PWM DC-DC converter with high frequency transformer for high performance arc welding machines," 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Palm Springs, CA, 2010, pp. 1230-1237, doi: 10.1109/APEC.2010.5433344.
- [17] W. Li, Y. He, X. He, Y. Sun, F. Wang and L. Ma, "Series Asymmetrical Half-Bridge Converters With Voltage Autobalance for High Input-Voltage Applications," in *IEEE Transactions on Power Electronics*, vol. 28, no. 8, pp. 3665-3674, Aug. 2013, doi: 10.1109/TPEL.2012.2227807.
- [18] H. Setiadi and H. Fujita, "Reduction of Switching Power Losses for ZVS Operation in Switched-Capacitor-Based Resonant Converters," in *IEEE Transactions on Power Electronics*, vol. 36, no. 1, pp. 1104-1115, Jan. 2021, doi: 10.1109/TPEL.2020.3001956.
- [19] G. M. Leandro and I. Barbi, "Switched-Capacitor LLC Resonant DC-DC Converter With Switch Peak Voltage of $V_{in}/2$," in *IEEE Access*, vol. 8, pp. 111504-111513, 2020, doi: 10.1109/ACCESS.2020.3001834.