DAT4IMstateDefects.pdf (4.12 MB)

Characterization, Modeling, and Test of Intermediate State Defects in STT-MRAM

Download (4.12 MB)
posted on 16.02.2021, 15:21 by Lizhou Wu, Siddharth Rao, Mottaqiallah Taouil, Erik Jan Marinissen, Said Hamdioui, Gouri Sankar Kar
The manufacturing process of STT-MRAM requires unique steps to fabricate and integrate magnetic tunnel junction (MTJ) devices which are data-storing elements. Thus, understanding the defects in MTJs and their faulty behaviors are paramount for developing high-quality test solutions. This article applies the advanced device-aware test to intermediate (IM) state defects in MTJ devices based on silicon measurements and circuit simulations. An IM state manifests itself as an abnormal third resistive state, which differs from the two bi-stable states of MTJ. We performed silicon measurements on MTJ devices with diameter ranging from 60nm to 120nm; the results show that the occurrence probability of IM state strongly depends on the switching direction, device size, and bias voltage. We demonstrate that the conventional resistor- based fault modeling and test approach fails to appropriately model and test such a defect. Therefore, device-aware test is applied. We first physically model the defect and incorporate it into a Verilog-A MTJ compact model and calibrate it with silicon data. Thereafter, this model is used for a systematic fault analysis based on circuit simulations to obtain accurate and realistic faults in a pre-defined fault space. Our simulation results show that an IM state defect leads to intermittent write transition faults. Finally, we propose and implement a device-aware test solution to detect the IM state defect.


Email Address of Submitting Author

ORCID of Submitting Author


Submitting Author's Institution

Delft University of Technology

Submitting Author's Country