Compact FPGA Ring Oscillator Physical Unclonable Functions Circuits Based on Intertwined Programmable Delay Paths.pdf (1.17 MB)
Download fileCompact FPGA Ring Oscillator Physical Unclonable Functions Circuits Based on Intertwined Programmable Delay Paths
preprint
posted on 2021-08-02, 22:07 authored by Yangpingqing HuYangpingqing Hu, Yuqiu Jiang, Weizhong WangCompact FPGA based PUF extraction circuits based on intertwined programmable delay paths implemented on Xilinx FPGA.
History
Email Address of Submitting Author
hu3@uwm.eduSubmitting Author's Institution
University of Wisconsin, MilwaukeeSubmitting Author's Country
- United States of America