Current Balancing Control for Interleaved Half-Bridge Submodules in Modular Multilevel Converters

Viatkin A.; Ricco M.; Mandrioli R.; Kerekes T.; Teodorescu R.; Grandi G.

last update: 27 September 2021

doi: [10.36227/techrxiv.16645861](https://doi.org/10.36227/techrxiv.16645861)

Related manuscripts:

A. Viatkin, M. Ricco, R. Mandrioli, T. Kerekes, R. Teodorescu and G. Grandi, "**Modular Multilevel Converters Based on Interleaved Half-Bridge Submodules**," *2021 22nd IEEE International Conference on Industrial Technology (ICIT)*, 2021, pp. 440-445, doi: [10.1109/ICIT46573.2021.9453643](https://doi.org/10.1109/ICIT46573.2021.9453643).

A. Viatkin, M. Ricco, R. Mandrioli, T. Kerekes, R. Teodorescu and G. Grandi, "**A Novel Modular Multilevel Converter Based on Interleaved Half-Bridge Submodules**," *TechRxiv*, 2021, doi: [10.36227/techrxiv.15022920](https://doi.org/10.36227/techrxiv.15022920).

Aleksandr Viatkin, Mattia Ricco, Riccardo Mandrioli, and Gabriele Grandi are with the Department of Electrical, Electronic, and Information Engineering, University of Bologna, Bologna, Italy (e-mail: aleksandr.viatkin2@unibo.it; mattia.ricco@unibo.it; riccardo.mandrioli4@unibo.it; gabriele.grandi@unibo.it). Tamás Kerekes and Remus Teodorescu are with the Department of Energy Technology, Aalborg University, Aalborg, Denmark (e-mail: tak@energy.aau.dk; ret@energy.aau.dk).

Current Balancing Control for Interleaved Half-Bridge Submodules in Modular Multilevel Converters

Aleksandr Viatkin, *Student Member, IEEE*, Mattia Ricco, *Senior Member, IEEE*,
Riccardo Mandrioli, *Student Member, IEEE*, Tamás Kerekes, *Senior Member, IEEE*,
Remus Teodorescu, *Fellow, IEEE*, and Gabriele Grandi, *Senior Member, IEEE*

Abstract- This paper presents a closed-loop current balancing control for Modular Multilevel Converters with Interleaved half-bridge Sub-Modules (ISM-MMC). The new control loop solves the well-known problem of proper current balancing among interleaved half-bridge legs in each ISM-MMC submodule while preserving a simple and reliable structure. In addition to that, a novel capacitor voltage balancing strategy for MMCs is developed. The new algorithm contains main advantages of the classical capacitor voltage balancing methods while provides an opportunity to decouple two balancing tasks of ISM-MMC, namely capacitor voltage and interleaved legs current balancing. The proposed control methods feature good dynamic performance and are compliant with a digital processor's operational constraints. The effectiveness of the new balancing methods was verified during extensive numerical simulations and experimental tests on a laboratory prototype by the corresponding system response under the input/output characteristics variation and interleaved current control perturbation.

I. INTRODUCTION

Among all commercialized multilevel voltage source converters (VSCs), modular multilevel converters (MMCs) excel in traditional counterparts because of their modularity, high efficiency, fault resilience, and low harmonic content [1]. MMC has already become de facto a standard of VSC for high-voltage direct current (HVDC) applications, while it is now collecting interest in the fields of medium-voltage motor drives, static synchronous compensators (STATCOMs), and smart transformers [2]–[5].

Over the years, many MMC structures have been introduced in literature and industry [6]. Among all of them, the most popular architectures are with half- and full-bridge submodules (SM) [7]. These SM arrangements provide many advantages over other SM configurations, and they are well suitable for high-voltage and relatively low-current applications (few hundreds of amps). However, MMCs with such SMs struggle to fill out the niche of ultra-high-current applications (thousands of amps). To cope with this problem, a new submodule arrangement for MMCs was introduced in [8]. The scalable structure of the new submodule permits the converter to carry a higher current, whereas the implementation of the interleaved concept proportionally enhances input/output characteristics (voltage, current) of the converter. The single-phase structure of ISM-MMC is depicted in Fig. 1. The ISM-MMC resembles double-star MMC topology without standalone arm inductors. In this case, the arm inductors are distributed among the converter submodules. The submodule

itself consists of K parallel half-bridge legs connected to a capacitor on the dc side. The midpoint of each leg is linked with an inductor. The other side of the inductors is joined together, creating a positive terminal of the SM.

Fig. 1. Structure of a single-phase ISM-MMC.

Under ideal conditions, the current is shared equally among the half-bridges in each SM. However, the interleaving modulation scheme applied to the SM implies that the commutation between parallel legs happens in a non-simultaneous manner. In addition to that, circuit nonlinearities (differences among equivalent branch resistances), unequal dead-times, control actions and many other factors may lead to the instantaneous current imbalance of the fundamental components between the interleaved legs. A uniform distribution of the total arms current among the parallel legs has to be ensured to avoid excessive converter losses and saturation of the inductors while ensuring optimal capacity utilization of the SM half-bridges. This problem is well-known for interleaved converters and has been widely reported in the literature. For instance, authors in [9], [10] proposed to mitigate current imbalances between parallel legs in an interleaved buck converter by a feedback control scheme. A similar concept has been applied to an interleaved ac-dc converter in [11]. In MMC structures, this problem is quite new since scalability in the direction of high currents is a recent trend for this type of converter [12], especially at the submodule level.

To the best of the authors' knowledge, no publications have been focused on the interleaved currents balancing problem in ISM-MMCs. The main contribution of the current work concerns an implementation of the current balancing control loop for ISM-MMC and an analysis of its dynamic behavior under various system perturbations. In addition to that, a new capacitor voltage balancing strategy has been introduced to make possible the

Fig. 2. Block diagram of the ISM-MMC control employing classical capacitor voltage balancing technique [15].

operation of the interleaved currents balancing technique.

The paper is structured as follows. Section II introduces the current equalization problem in ISM-MMC, providing essential control diagrams. The capacitor voltage and interleaved current balancing controls, as well as modulation, are discussed in Section III. Simulation results in Section IV prove the stable functioning of the introduced methods in a three-phase ISM-MMC with component parameters that experience a step change at the given instant. Verification of the proposed balancing concepts is supported by experimental results presented in Section V. Finally, the conclusions are drawn in Section VI.

II. CURRENT BALANCING PROBLEM IN ISM-MMC

It is worth to notice in Fig. 1 that the average model of the ISM-MMC does not change with respect to a classical MMC structure based on a half-bridge submodule. Therefore, strictly speaking, the typical outer and inner control loops of the classical MMC are also applicable in the ISM-MMC. Many publications have been dedicated to various control methods for the conventional MMC topology and reported very clearly, for example, in [13], [14]. In addition to that, [15] gives a comprehensive description of the ISM-MMC control structure that has been used eventually in current work. Therefore, in the present paper, the necessary overview, which helps to highlight the proposed concepts, is given only.

The block diagram of the implemented control loops with reference to the single-phase ISM-MMC (cf. Fig. 1) and its operation in rectification mode, is illustrated in Fig. 2. It consists of three independent control schemes that are used to regulate dc-link voltage, output phase current, circulating current in the converter's leg. Another additional control loop is added for multi-phase structures only (subscript letter x stands for phase labels, where for three-phase system $x = a, b, c$) and it is aimed to regulate energy balance among converters' legs [13]. In single phase structure it is not used ($\Delta i_{cir,x}^* = 0$). These four regulators compose the classical MMC control scheme, while another block (marked in red dashed line, cf. Fig. 2) is a hybrid, carrier-based pulse-width modulation (PWM) method, designed specifically for ISM-MMCs [8]. It is formed of a level-shifted PWM (LS-PWM) for generating voltage levels given by series-connected SMs whether a phase-shifted PWM (PS-PWM) scheme handles interleaving of parallel HB-legs within each SM. Thus, there are

KN carriers in total. Having as an input of the modulation block the upper arm voltage reference, it produces a 2D set ($\mathbb{D}_u$) of logical PWM signals ($d_{11}, \dots, d_{NK}$). Similarly, the lower arm PWM set $\mathbb{D}_l$ is generated. Later, these two sets are applied to the classical capacitor voltage balancing strategy. In the classical balancing method, associated with carrier-based PWM, the capacitor voltages (vectors $\mathbf{V}_{cu}, \mathbf{V}_{cl}$) within one arm are sorted either in ascending or descending order in accordance with the direction of the arm current. Then, the input gate signals are rearranged in agreement with the sorted capacitor voltages and the direction of the arm current. It is important to notice that this algorithm operates directly on the generated set of PWM signals (2D arrays $\mathbb{D}_u, \mathbb{D}_l$). The output of this block is a set of logical gate signals (2D arrays $\mathbb{G}_u, \mathbb{G}_l$) that drive switches. Since regulation of capacitor voltages in this control arrangement is the independent and ultimate step of the ISM-MMC control, it is not hard to show that this regulator will try to balance capacitor voltages disregarding the proper share of the interleaved currents within each submodule. Therefore, any control method designed to balance the interleaved currents and applied upstream of the capacitor voltages balancing block (e.g., acting on arm voltage references) will fail. In addition, the small internal resistance of the individual interleaved inductors, having standard tolerances, may result in huge current imbalances among the interleaved legs. This fact becomes even more evident when the values of those internal resistances are comparable with, for instance, the equivalent on-state resistance of the power switches. Thus, a closed-loop control strategy that balances interleaved currents is essential for ISM-MMC.

It is worth noticing that the regulation of interleaved currents features faster dynamics with respect to capacitor voltage balancing. So, the interleaved currents control must be the ultimate step of the ISM-MMC control. Moreover, as will be explained in the following section, this paper proposes an interleaved legs current balancing regulator that acts individually on modulating references of each SM. Therefore, a new capacitor voltage balancing function that operates directly on reference signals is proposed as well.

III. MODULATION AND CURRENT BALANCING CONTROL

This section explains a few modifications of the conventional MMC closed-loop method that must be implemented to

successfully balance both capacitor voltages in series connected SMs and interleaved currents in each SM. The principal block scheme of the modified control part is illustrated in Fig. 3. It consists of the classical MMC control part that generates voltage references for upper (v_u^*) and lower (v_l^*) converters' arms; a novel capacitor voltage balancing strategy, which directly operates with the arm voltage references, producing K copies of the individual SM voltage references (e.g., $v_{u11}^* \dots v_{uN1}^*$); an original interleaved legs current balancing method that eventually followed by the hybrid ISM-MMC modulation scheme [8]. The new blocks are clearly discussed in the following subsections.

Fig. 3. Block diagram of the modified ISM-MMC control method.

A. Sort & Split algorithm

As suggested in [16] with reference to a classical MMC, arm voltage synthesis can be decoupled from the selection of which SM must commute at each instant. Based on this idea, several "sorting & select" algorithms have been proposed in the literature (e.g., [17]) to maintain capacitor voltage ripple within a specific limit. As pointed out in the previous section, the average model of ISM-MMC is identical to the one of classical MMC with half-bridge SMs. Therefore, strictly speaking, all invented sorting functions for the classical MMC are equally applicable in the case of ISM-MMC. The new "sort & split" algorithm permits to employ the paradigm of the well-established sorting functions while operating with reference voltages rather than with firing pulses. The flowchart depicted in Fig. 4 explains the logic behind the introduced algorithm. It starts by sampling and sorting capacitor voltages with a constant updating frequency (f_{sort}), eventually generating lists of indices (j_a, j_d) with sampled capacitor voltages in ascending and descending order. By considering the sign of the corresponding arm current that demonstrates whether the capacitor is charging or discharging, the reference voltage of each SM is synthesized. The rule to form SM reference voltage is the same for both paths, and it is based on the general idea of adding/removing extra levels following the reference arm voltage. The difference is in selecting a SM that must be inserted or bypassed (where n is the ordinal number of a SM and N is the total number of SM per arm). This selection is based on the previously generated lists of indices. During a sorting period, SM reference voltages are organized in descending order if arm current is positive; otherwise, in ascending order. At this stage, vectors of SM reference voltages

($V_{u,l}^*$) for the upper and lower arms are formed. A saturation block is required to split arm voltage reference between the SMs properly. The possible shape of the generated SM voltage references can be seen in Fig. 3. It is clear that the waveform of reference SM voltages is highly dependent on updating frequency f_{sort} . The next block creates K copies of the reference vectors, composing 2D sets ($V_{u,l}^*$) of SM reference voltages for the upper and lower arms, respectively. This mathematical operation is required for subsequent adjustments of the reference voltages individually for each interleaved leg within a SM.

Fig. 4. Flowchart of the proposed Sort & Split algorithm.

It can be easily demonstrated that the new sorting function produces an identical switching pattern in comparison with the analogous sorting algorithm for the classical MMC. In fact, the proposed technique can be used for the classical MMC as well by setting K equal to 1.

B. Interleaved Legs Current Balancing Control

Fig. 5 illustrates a block diagram of the proposed interleaved legs current balancing technique. It is based on an individual current feedback loop for each interleaved leg. Every control loop includes a reference input signal as the average leg's current (it can be calculated once as an arm current divided by the number of commuting, interleaved legs in a SM) and individually acquired currents throughout each interleaved leg. Therefore, in total, the proposed approach requires knowledge of $N(K-1)+1$ instantaneous interleaved legs' currents in each ISM-MMC arm. These currents can be either measured or estimated. Estimation of the instantaneous interleaved legs' currents is out of the scope of the current work; therefore, it was assumed that all currents are measured. Then, individually computed current errors are followed by a proportional controller (K_p) that generates portions of reference voltages. These voltage fractions are eventually added to the individual SM voltage references that have been formed by the introduced Sort & Split algorithm. All in all, each interleaved leg is independently controlled, providing a high dynamic response to any rapid disturbance in the controlled system. It is evident that the sum of current errors (difference between real interleaved current and its balanced average value) within a SM is equal to zero. Thus, the sum of additive voltage portions ($\Delta V_{u,l}^*$) generated by the control loop in Fig. 5 within one SM is also

zero. As a result, the average value of SM voltage remains unchanged due to the operation of the proposed control. However, subtraction or adding large voltage portions from/to the SM reference voltage will force switches in each interleaved leg to remain in an on/off state for a longer time (the interleaved control loop is the ultimate control method before the modulation block), therefore introducing high disturbance to the capacitor voltage balancing algorithm.

Fig. 5. Block diagram of the interleaved legs current balancing control.

IV. NUMERICAL SIMULATION RESULTS

Even though up to now the proposed balanced methods were discussed in the context of a single-phase ISM-MMC, it can be easily demonstrated that all introduced initiatives are equally valid for multi-phase systems, e.g., a three-phase structure. A three-phase ISM-MMC that works in the rectification mode with reference to ultra-fast electrical vehicle chargers is depicted in Fig. 6. Each converter phase consists of four interleaved submodules (two submodules per arm, $N = 2$), while each submodule has three interleaved half-bridge legs ($K = 3$). A fully controllable current source represents the dc load.

Fig. 6. Three-phase ISM-MMC working in the rectification mode.

The application and main system parameters listed in Table I have been chosen with reference to the design example given in [15].

TABLE I

MAIN SYSTEM PARAMETERS OF THE THREE-PHASE ISM-MMC

Description	Labels	Parameters
number of SMs per arm	N	2
number of interleaved HB legs in each SM	K	3
rated dc power and dc-link voltage	P_{dc}, v_{dc}	180 kW, 1000 V
rated ac input power, current (rms)	S_{ac}, i_x	214 kVA, 310 A
ac line-to-line voltage (rms) and fundamental frequency	v_{xy}, f	400 V, 50 Hz
sorting frequency	f_{sort}	333 Hz
carrier frequency	f_{cr}	1 kHz
individual interleaved leg inductor parameters	R, L	6 mΩ, 2.5 mH
capacitance in each SM	C, ESR	6.4 mF, 0.2 mΩ

Fig. 7 illustrates the functioning of the introduced above Sort & Split capacitor voltage balancing strategy. Without the new balancing algorithm, the arm reference voltage entering the modulation block is directly compared with hybrid modulation

(LS-PWM and PS-PWM) carriers, producing firing signals. It is clear that when normalized reference arm voltage (u_{ua}^*) remains in the upper sector (0.5-1p.u., Fig. 7a), for example, only one SM is commutating introducing unbalance among capacitor voltages in the arm. Therefore, additional actions to balance capacitor voltages are required, right after the modulation block. Typically, these sorts of actions are done by classical capacitor voltage balancing methods that operate with firing signals. On the other hand, the proposed Sort & Split technique allows splitting a reference arm voltage into submodule reference voltages (e.g., u_{ua1k}^* and u_{ua2k}^*) before the modulation block. These SM reference voltages maintain volt-second balance within a fundamental period. It should be mentioned that the waveform of SM reference voltages strongly depends on sorting frequency (f_{sort}).

Fig. 7. Normalized reference voltage of the upper arm of ISM-MMC (ph. a) along with hybrid modulation carriers (a) before and (b) after Sort & Split algorithm.

To demonstrate how the system behaves with different interleaved inductor parameters, two simulation tests were performed. In the first one, the system experiences a step-like 200-times increase in the internal resistance of a single interleaved inductor in phase a (cf. Fig. 8 and Fig. 9). Such significant resistance step is required to create a noticeable change in interleaved current amplitude (blue trace in Fig. 8).

Fig. 8. Step change of the internal resistance of an interleaved inductor in phase a . Currents through interleaved legs of the submodule SM1a (a) and arm currents in phase a of ISM-MMC (b).

Fig. 9. Step change of the internal resistance of an interleaved inductor in phase a . Active and reactive powers (a) supplied by the grid (solid traces) along with their reference values (dashed lines); dc-link voltage (b) – measured value (solid trace) and its reference (dashed trace); ac phase currents (c); capacitor voltages (d) from each submodule of the upper arm of ISM-MMC (solid traces) along with their $\pm 10\%$ tolerance band and mean value (dashed lines).

Due to active-duty cycle adjustment the effect of smaller

changes will be invisible. It also must be noted that selected nominal resistance of interleaved inductors has the same order of magnitude with typical value of equivalent on-state resistance of the active switches. For this reason, smaller resistance steps have minor effect in equivalent resistance of the circuit. From Fig. 8a one may notice a reduction of the interleaved current amplitude (i_{11}) at the change point of 2s, while the other two (i_{12} , i_{13}) slightly increase, remaining symmetrical around the present dc component. On the other hand, Fig. 8b proves that unequal distribution of interleaved currents in one submodule does not affect the corresponding arm current. Furthermore, profiles of input ac power and three-phase currents (cf. Fig. 9a,c) have no visible effect of the introduced resistance increase. Instead, capacitor voltages experience a small drop of their average value due to increased equivalent resistance of the circuit (cf. Fig. 9d). Also, a tiny drop of dc-link voltage (v_{dc}) visible in Fig. 9b is cleared after 1s. All in all, the system operation is stable, despite the performed change.

The second test is related to a similar step change, but this time it is a 10-times drop of inductance in one interleaved inductor of phase a (cf. Fig. 10 and Fig. 11). For the sake of clarity, component's parameters have been set disregarding their standard manufacturing tolerances. The shaded area in the plots of this section indicates the time duration of the performed step change.

Fig. 10. Step change of the inductance of an interleaved inductor in phase a . Currents through interleaved legs of the submodule SM1a (a) and arm currents in phase a of ISM-MMC (b).

Fig. 11. Step change of the inductance of an interleaved inductor in phase a . Active and reactive powers (a) supplied by the grid (solid traces) along with their reference values (dashed lines); dc-link voltage (b) – measured value (solid trace) and its reference (dashed trace); ac phase currents (c); capacitor voltages (d) from each submodule of the upper arm of ISM-MMC (solid traces) along with their $\pm 10\%$ tolerance band and mean value (dashed lines).

Unlike the internal resistance growth, the inductance reduction of an interleaved inductor does not change the fundamental component's amplitude. Therefore, there are no related problems with interleaved current imbalances within a SM. Instead, a smaller inductance value of the interleaved

inductor produces a higher magnitude switching ripple. Having that ripple not canceled out within a SM (cf. Fig. 10a), it propagates on the corresponding arm current (cf. Fig. 10b) and further. Eventually, ac currents (cf. Fig. 11c), input power (cf. Fig. 11a) and dc-link voltage (cf. Fig. 11b) get slightly disturbed due to the higher presence of switching ripple. However, similar to the previous test, such parameter inequality does not introduce instability problems into the conversion system. Eventually, it can be concluded that standard manufacturing tolerances of the interleaved inductors will not affect the stable operation of the ISM-MMC.

V. EXPERIMENTAL TESTS

The experimental tests were carried out to verify the dynamic and steady-state behavior of ISM-MMC, operating with newly proposed control methods. Fig. 12 depicts a view of the experimental test bench and its circuit diagram.

Fig. 12. View of the test setup (a) and its circuit diagram (b).

The laboratory ISM-MMC has a single-phase structure with two SMs per arm. Each submodule consists of a three-leg converter connected to a capacitor (C) at its dc side, while ac terminals are linked with uncoupled iron-core inductors (L). The second terminal of the inductors is joined together, forming a positive port of the SM. The negative port of the SM is directly connected with the negative dc rail of the three-leg converter. The three-leg converter is custom-made and formed by an

intelligent power module (DIIPM PS219B4-AS, Mitsubishi Electric).

From the ac side, the laboratory ISM-MMC is linked up to a grid emulator (MX30, California Instruments). The neutral wire connection point is formed by a system of split dc-link capacitors (C_{dc}). The laboratory ISM-MMC operates in a rectification mode, supplying variable resistive load (R_{dc}). RTBox1 (Plexim) has been used as a controller for the power stage. Sensed voltages and currents enter RTBox1 either as analog (marked in red cf. Fig. 12b) or digital (marked in blue cf. Fig. 12b) signals. The digital outputs of RTBox1 are used to generate firing PWM signals for the power switches. All digital inputs and outputs are isolated from the power boards by optical fiber links. RTBox1 has a high-speed Ethernet connection with a PC, creating a channel for data acquisition and real-time target control through a Plects (Plexim) model. The controller operates with a maximum sampling period of 20 μ s. The acquired signals were sampled with the same sampling time and transmitted to the PC for following post-processing (figures plotting) in Matlab (MathWorks). The main settings of the built laboratory prototype are summarized in Table II.

TABLE II

MAIN PARAMETERS OF THE LABORATORY PROTOTYPE

Description	Labels	Parameters
number of SMs per arm	N	2
number of interleaved HB legs in each SM	K	3
individual interleaved leg inductor parameters	R, L	244 m Ω , 12.6 mH
capacitance in each SM	C	3.54 mF
dc-link split capacitance (2x)	C_{dc}	5.2 mF
rated line-to-neutral voltage (rms)	v	50 V
power factor	-	1
fundamental frequency	f	50 Hz
rated dc-link voltage	v_{dc}	200 V
rated dc power	P_{dc}	600 W
carrier frequency	f_{cr}	2 kHz
sorting frequency	f_{sort}	400 Hz

Several experiments were performed to confirm the stable operation of ISM-MMC under input/output characteristics variation and the interleaved current control perturbation. The first test demonstrates the system response after a dc current step from 0 to 3 A. In this experiment, the interleaved currents balancing control was constantly active.

Fig. 13. Dc current step. Active and reactive powers (a) supplied by the grid (solid traces) along with their reference values (dashed lines); dc-link voltage (b) – measured value (solid trace) and its reference (dashed trace); ac phase current (c); capacitor voltages (d) from each submodule of ISM-MMC (solid traces) along with its $\pm 5\%$ tolerance band and mean value (dashed lines).

Fig. 13 illustrates the main input/output and internal characteristics of the ISM-MMC, namely instantaneous active

and reactive powers supplied by the grid emulator and their references, ac phase current, dc-link voltage, and its reference capacitor voltage of the composing SMs. The transient of dc-link voltage caused by the dc current step is cleared around 3s, while steady-state values exhibit a clean and well-balanced response.

The interleaved legs currents of the submodule SM2 and arm current of ISM-MMC are depicted in Fig. 14. It is visible from Fig. 14a that fundamental components of the currents through interleaved legs are well balanced at all times during the transient and steady-state operation. Similarly, the arm currents in Fig. 14b are level-headed.

Fig. 14. Dc current step. Currents through interleaved legs of the submodule SM2 (a) and arm currents of ISM-MMC (b).

Similarly, Fig. 15 and Fig. 16 illustrate the system response after a dc voltage step from 200 to 170 V. Again, all measures show clean and well-balanced feedback.

Fig. 15. Dc voltage step. Active and reactive powers (a) supplied by the grid (solid traces) along with their reference values (dashed lines); dc-link voltage (b) – measured value (solid trace) and its reference (dashed trace); ac phase current (c); capacitor voltages (d) from each submodule of ISM-MMC (solid traces) along with its $\pm 5\%$ tolerance band and mean value (dashed lines).

Fig. 16. Dc voltage step. Currents through interleaved legs of the submodule SM2 (a) and arm currents of ISM-MMC (b).

The following experiment, results of which are depicted in Fig. 17 and Fig. 18, was conducted to prove the stable converter operation under grid-related perturbations, namely a phase voltage dip by 10% of the nominal value. In fact, a sudden reduction of supply voltage from 50 V to 45 V has been accompanied by a proportional increase of ac current (cf. Fig. 17c), which eventually produced a current rise in the converter arms (cf. Fig. 18b) and interleaved legs of each SM (cf. Fig. 18a). As it can be noted the transient has been cleared shortly

after the step and all characteristics are well balanced in steady-state condition.

Fig. 17. Ac voltage dip. Active and reactive powers (a) supplied by the grid (solid traces) along with their reference values (dashed lines); dc-link voltage (b) – measured value (solid trace) and its reference (dashed trace); ac phase current (c); capacitor voltages (d) from each submodule of ISM-MMC (solid traces) along with its $\pm 5\%$ tolerance band and mean value (dashed lines).

Fig. 18. Ac voltage dip. Currents through interleaved legs of the submodule SM2 (a) and arm currents of ISM-MMC (b).

Another test was performed to demonstrate what happens if the interleaved current balancing control is disabled in one SM. The shaded (grey) area in Fig. 19 and Fig. 20 highlights the time period when the interleaved current balancing control is off.

Fig. 19. Interleaved currents balancing enable/disable. Active and reactive powers (a) supplied by the grid (solid traces) along with their reference values (dashed lines); dc-link voltage (b) – measured value (solid trace) and its reference (dashed trace); ac phase current (c); capacitor voltages (d) from each submodule of ISM-MMC (solid traces) along with its $\pm 5\%$ tolerance band and mean value (dashed lines).

Fig. 20. Interleaved currents balancing enable/disable. Currents through interleaved legs of the submodule SM2 (a) and arm currents of ISM-MMC (b).

As one may note, the input/output characteristics of the converter are not affected, supplied ac power, ac phase current,

and dc-link voltage have no effect during the "on" or "off" stage of the interleaved control. Similarly, capacitor voltage in SMs does not notice the control perturbation. On the contrary, as soon as the interleaved control in one SM is off, the currents within this SM get unbalanced. There are several reasons for the currents to get imbalanced. The obvious one is non-equalities among equivalent resistances of a single leg circuit (internal resistances of the interleaved inductors, on-state resistances of the switches, etc.). Another reason has been described in Section II, and it relates to the operation of the upstream capacitor voltage balancing algorithm. Nevertheless, as soon as the operation of the interleaved current control is resumed, the currents within the SM get balanced again. Interestingly, the arm current is invariant to the control perturbation since the sum of the unbalanced currents within the SM results in a balanced arm current anyway.

All in all, performed tests demonstrate the expected behavior of the converter under various system perturbations.

VI. CONCLUSION

This paper solves a current sharing problem in ISM-MMC configuration by introducing an additional control loop to the classical control method. The proposed interleaved currents balancing scheme is based on simplest proportional regulators. The reference voltage adjustment for each interleaved leg takes place individually, ensuring high dynamic response and control flexibility. Furthermore, a modified capacitor voltage balancing strategy has been proposed in this paper. The new method allows decoupling two balancing tasks in ISM-MMC converters, namely capacitor voltage and interleaved currents balancing, and it can be equally applied in classical MMC structures. The main benefit of the introduced capacitor balancing method is the possibility to directly operate with voltage references rather than with firing pulses, which provides greater flexibility in terms of control tasks arrangement.

It has been shown that standard manufacturing tolerances of the interleaved inductors do not cause instability problems of the ISM-MMC. At the same time, the proposed balancing method can successfully cope with such non-idealities.

The proposed control loops are compatible with digital processors and show decent performance with a relatively large sampling period. This aspect has been fully verified during extensive experimental tests on a laboratory prototype. The dynamic and steady-state behavior demonstrate expected performance under several system and control perturbations.

Future development could refer to an implementation of interleaved currents estimation in each SM. This aspect will greatly reduce currents sensors requirements that reflect on the cost and complexity of the ISM-MMC converters.

REFERENCES

- [1] R. José *et al.*, "Multilevel converters: An enabling technology for high-poer applications," in *Proc. IEEE*, 2009, vol. 97, no. 11, pp. 1786–1817.
- [2] A. Dekka, B. Wu, R. L. Fuentes, M. Perez, and N. R. Zargari, "Evolution of Topologies, Modeling, Control Schemes, and Applications of Modular

- Multilevel Converters," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 5, no. 4, pp. 1631–1656, Dec. 2017.
- [3] Y. S. Kumar and G. Poddar, "Balanced Submodule Operation of Modular Multilevel Converter-Based Induction Motor Drive for Wide-Speed Range," *IEEE Trans. Power Electron.*, vol. 35, no. 4, pp. 3918–3927, Apr. 2020.
 - [4] T. H. Nguyen, K. Al Hosani, M. S. El Moursi, and F. Blaabjerg, "An Overview of Modular Multilevel Converters in HVDC Transmission Systems with STATCOM Operation during Pole-to-Pole DC Short Circuits," *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4137–4160, May 2019.
 - [5] F. Briz, M. Lopez, A. Rodriguez, and M. Arias, "Modular Power Electronic Transformers: Modular Multilevel Converter Versus Cascaded H-Bridge Solutions," *IEEE Ind. Electron. Mag.*, vol. 10, no. 4, pp. 6–19, Dec. 2016.
 - [6] M. Priya, P. Ponnambalam, and K. Muralikumar, "Modular-multilevel converter topologies and applications – a review," *IET Power Electron.*, vol. 12, no. 2, pp. 170–183, Feb. 2019.
 - [7] M. A. Perez, S. Ceballos, G. Konstantinou, J. Pou, and R. P. Aguilera, "Modular Multilevel Converters: Recent Achievements and Challenges," *IEEE Open J. Ind. Electron. Soc.*, vol. 2, pp. 224–239, Feb. 2021.
 - [8] A. Viatkin, M. Ricco, R. Mandrioli, T. Kerekes, R. Teodorescu, and G. Grandi, "Modular Multilevel Converters Based on Interleaved Half-Bridge Submodules," in *Proc. IEEE Int. Conf. Ind. Technol.*, 2021, pp. 440–445.
 - [9] D. Liu, A. Hu, G. Wang, and W. Hu, "Current Sharing Schemes for Multiphase Interleaved DC/DC Converter with FPGA Implementation," in *Proc. Int. Conf. Elect. Cont. Eng.*, 2010, pp. 3512–3515.
 - [10] S. Cuoghi, R. Mandrioli, L. Ntogramatzidis, and G. Gabriele, "Multileg Interleaved Buck Converter for EV Charging: Discrete-Time Model and Direct Control Design," *Energies*, vol. 13, no. 2, p. 466, Jan. 2020.
 - [11] J. Burkard, M. Pfister, and J. Biela, "Control Concept for Parallel Interleaved Three-Phase Converters with Decoupled Balancing Control," in *Proc. Europ. Conf. Power Electron. Appl.*, 2018, pp. 1–9.
 - [12] S. Milovanovic and D. Dujic, "On Power Scalability of Modular Multilevel Converters: Increasing Current Ratings through Branch Paralleling," *IEEE Power Electron. Mag.*, vol. 7, no. 2, pp. 53–63, Jun. 2020.
 - [13] K. Sharifabadi, L. Harnefors, R. Teodorescu, H.-P. Nee, and S. Norrga, *Design, Control, and Application of Modular Multilevel Converters for HVDC Transmission Systems*. Wiley-IEEE Press, 2016.
 - [14] S. Du, A. Dekka, B. Wu, and N. Zargari, *Modular Multilevel Converters: Analysis, Control, and Applications*. Wiley-IEEE Press, 2018.
 - [15] A. Viatkin, M. Ricco, R. Mandrioli, T. Kerekes, R. Teodorescu, and G. Grandi, "A Novel Modular Multilevel Converter Based on Interleaved Half-Bridge Submodules," *TechRxiv*, pp. 1–9, Jul. 2021, Preprint, doi: 10.36227/TECHRXIV.15022920.
 - [16] A. Hassanpoor, S. Norrga, H.-P. Nee, and L. Angquist, "Evaluation of different carrier-based PWM methods for modular multilevel converters for HVDC application," in *Proc. Annu. Conf. IEEE Ind. Electron. Soc.*, 2012, pp. 388–393.
 - [17] A. Hassanpoor, K. Ilves, S. Norrga, L. Angquist, and H.-P. Nee, "Tolerance-band modulation methods for modular multilevel converters," in *Proc. Europ. Conf. Power Electron. Appl.*, 2013, pp. 1–10.