TechRxiv
T9_S32_P404_Cameraready.pdf (469.43 kB)

Design of a Low-Noise, Fast Set-up and Low-Voltage Low-Dropout Regulator Featuring 230mA Load Current Range

Download (469.43 kB)
preprint
posted on 28.05.2021, 16:19 by Darshil PatelDarshil Patel
Low noise, high PSRR and fast transient low-dropout (LDO) regulators are critical for analog blocks such as ADCs, PLLs and RF SOC, etc. This paper presents design of low power, fast transient, high PSRR and high load-regulation low-dropout (LDO) regulator. The proposed LDO regulator is designed in 180nm. CMOS process and simulated in LTSpice and Cadence platform. The LDO proposed can support input voltage range up to 5V for loading currents up to 230mA. Measurements showed transient time or set-up time of less than 22µs, PSRR of ~66dB at 100kHz and >40dB at 1MHz and 0.8535mV of output voltage variation for a 0-230mA of load variation.

History

Email Address of Submitting Author

darshilpatel7457@gmail.com

Submitting Author's Institution

Government Engineering College Gandhinagar

Submitting Author's Country

India

Usage metrics

Licence

Exports