Design of a Low-Noise, Fast Set-up and Low-Voltage Low-Dropout Regulator Featuring 230mA Load Current Range

Darshil Patel

Student, Department of Electronics and Communication Engineering
Government Engineering College, Gandhinagar
India
darshilpatel7457@gmail.com

Abstract—Low noise, high PSRR and fast transient low-dropout (LDO) regulators are critical for analog blocks such as ADCs, PLLs and RF SOC, etc. This paper presents design of low power, fast transient, high PSRR and high load-regulation low-dropout (LDO) regulator. The proposed LDO regulator is designed in 180nm. CMOS process and simulated in LTSpice and Cadence platform. The LDO proposed can support input voltage range up to 5V for loading currents up to 230mA. Measurements showed transient time or set-up time of less than 22 μ s, PSRR of ~66dB at 100kHz and >40dB at 1MHz and 0.8535mV of output voltage variation for a 0-230mA of load variation.

Index Terms—Low-dropout (LDO) regulator, fast transient response, high power supply rejection, load regulation, low quiescent current consumption.

I. INTRODUCTION

As supply voltages are decreasing, advanced systems on chip (SOCs) employ increasingly lower voltage supplies, high operation speed and in part by the ever-decreasing feature size of CMOS fabrication process [1]. Further as supply voltages are decreasing and also ensuing reduced signal swing, ripple on the power supply lines start playing a dominant role in noise-sensitive analog blocks such as ADCs, PLLs and RF-SOCs [2]. Thus, with extensive market growth of mobile battery-operated devices and corresponding demand for low power efficient power management circuits, low power LDO regulators with high PSRR and fast transients play a very important role and are to be focused on.

Generally, the components of an LDO regulator are error amplifier, a pass transistor and voltage sensing network mostly implemented by a resistive divider. The unity gain frequency response is mainly dominated by the parasitic poles generated at the output impedance of the error amplifier and gate capacitance of the pass transistor; and at the output due to load capacitance, load resistance and feedback resistors [2]. The dominant zero is set by the load capacitor ESR resistance and load capacitance. PSRR is dictated by the noise cancellation and high loop gain at the base of the pass transistor. And

transient response time or set-up time is generally dictated by the slew-rate of the error amplifier [12]. Thus, a high gain, high slew rate error amplifier is implemented here to achieve low noise and fast set-up.

Many papers previously have focused on achieving high PSRR or fast set-up time or both of them in LDO regulator designs. [3]-[9]. The designs in [3], [4], [8] and [9] draws a large current and additional circuits increase the quiescent current consumption. The design in [5] has poor load regulation and design in [9] achieves fast set-up, draws less quiescent current but has a maximum current handling capacity of 100mA. Furthermore, designs in [3]-[8] are unable to achieve below 1V operation.

II. DESIGN OF HIGH SLEW RATE OP-AMP

Slew rate in various op-amp topologies implies that slew-limited settling can be improved only by raising the bias current and hence the power consumption [10]. Therefore, we turn our attention to “Class AB” amplifier topology as described in [10]. This topology helps us achieve high slew rate while precisely controlling the power dissipation by the virtue of temporary boost in slew rate. Fig. 1 shows the schematic of the high slew rate OP-AMP topology.

Slewing capability is provided by transistor M16, while M6 and M7 are used for amplification. M11 and M12 senses the need of temporary boost in the slew-rate. When the input terminals V_{in} and V_{FB} (feedback voltage) are around same potentials during normal operation, approximately same current flows through both networks of differential pair which forces M9 and M10 to go into triode region, and as a result the drain voltages of M11 and M12 are pulled to VDD. Therefore, M16 is normally OFF during these conditions.

If V_{FB} jumps up during set-up, M12 draws more current which pull it's drain terminal to negative rail and as a result M16 gets turned ON which provides large current to quickly charge the associated load capacitance [11].

As mentioned earlier, the advantage of this technique is that during large signal operation, the core amplifiers are not stressed with any large currents. In fact, in this design current consumption is decided by M5 and M17(I2) and so one can precisely control the quiescent current consumption.

III. COMPLETE LDO REGULATOR DESIGN AND ITS ANALYSIS

The simplified overall schematic of the proposed LDO regulator is shown in fig. 2. It is composed of the high slew rate error amplifier earlier described, pass element, feedback network, load capacitance and load resistor. Table 1 includes all the aspect ratios of the transistors in the LDO.

The dominant pole occurs at the output node and there are three other dominant poles in the circuit which are as mentioned:

$$\begin{aligned}\omega_{p1} &= 1/[(r_{o4}||r_{o2})(C_{GS6} + (C_c + C_{GD6}) * g_{m6}(r_{o6}||r_{o7}))] \\ \omega_{p2} &= 1/[(r_{o10}||r_{o12})((C_{GD16} * G_{m16}(r_{o6}||r_{o7}||r_{o16})))] \\ \omega_{p3} &= 1/[(r_{o6}||r_{o7})(C_c + C_{GD6})\left(1 + \frac{1}{g_{m6}(r_{o6}||r_{o7})}\right) \\ &\quad + C_{GS13} + A_{13} * C_{GD13}] \\ \omega_{pout} &= \frac{1}{(R_1 + R_2)||r_{o13}||R_{load}\left[C_{GD}\left(1 - \frac{1}{A_{13}}\right) + C_L\right]} \\ \omega_{z1} &= \frac{1}{R_c * C_c} \\ \omega_{z2} &= \frac{1}{C_L * R_{ESR}}\end{aligned}$$

Zeros are generated by ESR of the load capacitor, load capacitor and R_c , C_c . Fig. 3(a) shows the frequency response of the LDO regulator at 0mA of load current, it can be observed that the phase margin in this case is greater than 60 degrees. Fig. 3(b) shows the frequency response of the LDO regulator at 220mA load current which reflects the phase margin of greater than 40 degrees.

TABLE I. TRANSISTORS' SIZES IN THE LDO

Device	Parameter
M1, M2, M11, M12	2.5u/0.5u
M3, M4	7u/0.5u
M9, M10, M14	0.9u/0.3u
M5	6u/0.5u
M6	87u/0.5u
M7	37.5u/0.5u
M8	3u/0.5u
M13	21m/0.5u
M15	0.6u/0.1u
M16	87u/0.5u

Fig. 3 Frequency response of the LDO regulator at (a) 0mA load current and (b) 220mA load current

The proposed LDO regulator is designed in 180nm. CMOS process technology. It is designed to deliver a maximum load current of 230mA. Fig. 4 shows the set-up transients. The set-up time of less than 22μs can be observed. Fig. 5 shows the waveforms of the output voltage as load current changes from 0mA to 230mA. It changes about 0.7291mV in this case translating to load regulation of 0.0037mV/mA. The simulated result for PSRR of the proposed LDO regulator is shown in fig. 6 and it can be seen that it achieves a PSRR of ~66dB at low frequencies and around 36dB at high frequencies. Table 2 summarizes the performance parameters of the proposed LDO design.

Fig. 4 Set-up transient waveform

Fig. 5 Variation in output voltage as load current varies from 0mA to 220mA

Fig. 6 Simulated PSRR waveform

TABLE II. PERFORMANCE DETAILS OF THE PROPOSED LDO

Design parameters	
Technology(CMOS)	180 nm.
Load capacitance	1uF
ESR resistance	1 ohm.
Quiescent current	20uA
Maximum output current	230mA
Load regulation	0.0037mV/mA
Output variation	0.851mV(0-230mA)
Response time	<22us
PSRR	~66dB @100kHz

IV. CONCLUSION

This paper presents an LDO regulator design using a class AB amplifier topology based high slew rate operational amplifier which can achieve operation below 1V, has fast set-

up response, low quiescent current consumption, high PSRR and good load regulation. The proposed LDO regulator was designed in 180nm. CMOS process to convert 1V to 0.79V while achieving a PSRR of ~66dB at low frequencies (0-100kHz.), a good load regulation of 0.0037mV/mA for output load variation of 0-230mA and low quiescent current consumption of around 20uA.

REFERENCES

- [1] J. Jiang, W. Shu and J. S. Chang, "A 65-nm CMOS Low Dropout Regulator Featuring >60-dB PSRR Over 10-MHz Frequency Range and 100-mA Load Current Range," in *IEEE Journal of Solid-State Circuits*, vol. 53, no. 8, pp. 2331-2342, Aug. 2018, doi: 10.1109/JSSC.2018.2837044.
- [2] Yongqiang Xiao, Wengao Lu, Meng Chen, Yacong Zhang and Zhongjian Chen, "A low noise, fast set-up low-dropout regulator in 65nm technology," 2012 IEEE International Conference on Electron Devices and Solid State Circuit (EDSSC), Bangkok, 2012, pp. 1-3, doi: 10.1109/EDSSC.2012.6482827.
- [3] M. Al-Shyoukh, H. Lee, and R. Perez, "A transient-enhanced low-quiescent current low-dropout regulator with buffer impedance attenuation," *IEEE J. Solid-State Circuits*, vol. 42, no. 8, pp. 1732-1742, Aug. 2007.
- [4] P. Hazucha, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, and S. Borkar, "Area-efficient linear regulator with ultra-fast load regulation," *IEEE J. Solid-State Circuits*, vol. 40, no. 4, pp. 993-940, Apr. 2005.
- [5] H.-C. Lin, H.-H. Wu, and T.-Y. Chang, "An active-frequency compensation scheme for CMOS low-dropout regulators with transient-response improvement," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 55, no. 9, pp. 853-857, Sep. 2008.
- [6] A. Garimella, M. W. Rashid, and P. M. Furth, "Reverse nested miller compensation using current Buffers in a three-stage LDO," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 4, pp. 250-254, Apr. 2010.
- [7] C. Chen, J. H. Wu, and Z. X. Wang, "150 mA LDO with selfadjusting frequency compensation scheme," *Electron. Lett.*, vol. 47, no. 13, pp. 767-768, Jun. 2011.
- [8] Y.-H. Lam and W.-H. Ki, "A 0.9 V 0.35 μ m adaptively biased CMOS LDO regulator with fast transient response," in *Proc. IEEE Int. SolidState Circuits Conf.*, Feb. 2008, pp. 442-443, 626.
- [9] C. Huang, Y. Ma and W. Liao, "Design of a Low-Voltage Low-Dropout Regulator," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 22, no. 6, pp. 1308-1313, June 2014, doi: 10.1109/TVLSI.2013.2265499.
- [10] Behzad Razavi. 2000. *Design of Analog CMOS Integrated Circuits* (1st. ed.). McGraw-Hill, Inc., USA.
- [11] B. Panda, S. K. Dash and S. N. Mishra, "High Slew Rate op-amp design for low power applications," 2014 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), Kanyakumari, 2014, pp. 1096-1100, doi: 10.1109/ICCICCT.2014.6993124.
- [12] Ashis Maity, and Amit Patra, "A Hybrid Mode Operational Trans-conductance Amplifier for an Adaptively Biased Low Dropout Regulator ", *IEEE Transactions on Power Electronics*, vol. 32, no. 2, pp. 1245-1254, Feb. 2017.