Design of a Novel CMOS Voltage Divider.pdf (255.46 kB)

Design of a Novel CMOS Voltage Divider

Download (255.46 kB)
posted on 2021-08-06, 14:03 authored by Darshil PatelDarshil Patel
Passive linear voltage dividers are an essential part of the voltage sensing and detecting circuits. In this paper, a novel voltage divider is designed in 180nm CMOS technology and is validated with LTSpice simulations. The proposed circuit features very low steady current consumption and as a result, very little power dissipation around 200-300pW.


Email Address of Submitting Author

Submitting Author's Institution

Government Engineering College Gandhinagar

Submitting Author's Country

  • India