bare_conf.pdf (1.82 MB)

High-definition event frame generation using SoC FPGA devices

Download (1.82 MB)
posted on 2023-07-30, 12:48 authored by Krzysztof Blachut, Tomasz KryjakTomasz Kryjak

In this paper we have addressed the implementation of the accumulation and projection of high-resolution event data stream (HD -1280 x 720 pixels) onto the image plane in FPGA devices. The results confirm the feasibility of this approach, but there are a number of challenges, limitations and trade-offs to be considered. The required hardware resources of selected data representations, such as binary frame, event frame, exponentially decaying time surface and event frequency, were compared with those available on several popular platforms from AMD Xilinx. The resulting event frames can be used for typical vision algorithms, such as object classification and detection, using both classical and deep neural network methods.


The programme ``Excellence initiative –- research university'' for the AGH University of Krakow


Email Address of Submitting Author

ORCID of Submitting Author


Submitting Author's Institution

AGH University of Krakow

Submitting Author's Country

  • Poland

Usage metrics