TechRxiv
Neuro_TVLSI_Major_resubmission.pdf (621.93 kB)

Reliability-Aware Design of Spike-Event Neuromorphic Circuits

Download (621.93 kB)
preprint
posted on 12.08.2021, 08:03 by Jani Babu ShaikJani Babu Shaik, Siona Menezes Picardo, Sonal Singhal, Nilesh Goel
Very Large Scale Integration (VLSI) based neuromorphic circuits also known as Silicon Neurons (SiNs) emulate the electrophysiological behavior of biological neurons. With the advancement in technology, neuromorphic systems also lead to various reliability issues and hence making their study important. Bias Temperature Instability (BTI) and Hot Carrier Injection (HCI) are the two major reliability issues present in VLSI circuits. In this work, we have investigated the combined effect of BTI and HCI on the two types of integrate-and-fire based SiNs namely (a) Axon-Hillock and (b) Simplified Leaky integrate-and-fire circuits using their key performance parameters. Novel reliability-aware AH and SLIF circuits are proposed to mitigate the reliability issues. Proposed reliability-aware designs show negligible deviation in performance parameters after aging. The time-zero process variability analysis is also carried out for proposed reliability-aware SiNs. The power consumption of existing and proposed reliability-aware neuron circuits is analyzed and compared.

History

Email Address of Submitting Author

skjanibabu786@gmail.com

ORCID of Submitting Author

0000-0002-9788-5663

Submitting Author's Institution

Shiv Nadar University

Submitting Author's Country

India

Usage metrics

Licence

Exports