EDL_IISERB_Submission.pdf (714.93 kB)

The Impact of a Paraelectric layer in the FE/DE Stack on Performance of NCFET

preprint
posted on 14.01.2022, 17:24 authored by Harshit KansalHarshit Kansal, Aditya S Medury
In this letter, through TCAD simulations, we show that the introduction of a thin paraelectric (PE) layer between the ferroelectric (FE) and dielectric (DE) layers in an MFIS structure, expands the design space for the FE layer enabling hysteresis-free and steep subthreshold behavior, even with a thicker FE layer. This can be explained by analyzing the FE-PE stack from a capacitance perspective where the thickness of the PE layer in the FE-PE stack has the effect of reducing the FE layer thickness, while also reducing the remnant polarization. Finally, for the same FE-PE-DE stack, analog performance parameters such as $\frac{g_{m}} g_{ds}}$ and $\frac{g_{m}}{I_{d}}$ are analyzed, showing good characteristics over a wide range of gate lengths, at low drain voltages, thus demonstrating applicability for low power applications.

History

harshit16@iiserb.ac.in

ORCID of Submitting Author

0000-0002-9560-870X

Submitting Author's Institution

Indian Institute of Science Education and Research Bhopal

India

Exports

figshare. credit for all your research.