loading page

A High-Level Approach for Energy Efficiency Improvement of FPGAs by Voltage Trimming
  • +1
  • Mehdi Safarpour ,
  • Lei Xun ,
  • Geoff V. Merrett ,
  • Olli Silven
Mehdi Safarpour
University of Oulu
Author Profile
Geoff V. Merrett
Author Profile
Olli Silven
Author Profile


This paper proposes a solution that makes voltage scaling possible by simply using HLS tools provided by vendor to improve energy efficiency of FPGAs by 2x
Oct 2022Published in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems volume 41 issue 10 on pages 3548-3552. 10.1109/TCAD.2021.3127153