loading page

Variable-Length Transfer Delay-Based Synchronization Approach with Improved Dynamic Performance and Low Computation Time
  • +3
  • Evangelos Pompodakis ,
  • Alexandros Boubaris,
  • Dionisis Voglitsis,
  • Nick Papanikolaou,
  • Katsigiannis Yiannis,
  • Emmanuel S Karapidakis
Evangelos Pompodakis

Corresponding Author:[email protected]

Author Profile
Alexandros Boubaris
Democritus University of Thrace
Dionisis Voglitsis
Democritus University of Thrace
Nick Papanikolaou
Democritus University of Thrace
Katsigiannis Yiannis
Hellenic Mediterranean University of Crete
Emmanuel S Karapidakis
Hellenic Mediterranean University of Crete

Abstract

Synchronization of single-phase inverters is a challenging task due to the difficulty of deriving a rotating voltage frame, in the absence of adequate information from the other two phases. Moreover, modern standards, such as the fault ridethrough (FRT) directives, require inverter-based distributed generators (IBDGs) to respond as fast as possible to grid disturbances; thus, it is necessary to rely on accurate and fast synchronization algorithms. The scope of this paper is to propose a new synchronization technique, which satisfies three important requirements: a) fast dynamic response, b) adequate double frequency rejection, c) low computational complexity. Our synchronization technique is a flexible method relying on variablelength transfer delay, which calculates network frequency by analyzing voltage angle differentials. To enhance this differentiation process and address potential discontinuities, we introduce Heaviside-based functions. Both simulations conducted in MATLAB/Simulink and experimental trials demonstrate that our proposed synchronization method outperforms the most widely adopted existing techniques in terms of dynamic response and computational efficiency. Due to its excellent dynamic performance, the proposed method can offer a stable FRT capability, with fast detection of the voltage dips and seamless resynchronization following fault clearance, all while preventing DC-link overvoltage issues.
23 Dec 2023Submitted to TechRxiv
02 Jan 2024Published in TechRxiv