loading page

Bias and Temperature Stress Effects in IGZO TFTs and the Application of Step-Stress Testing to Increase Reliability Test Throughput
  • +4
  • Navid Mohammadian ,
  • Dinesh Kumar ,
  • Lucas Fugikawa-Santos ,
  • Gabriel Leonardo Nogueira ,
  • Neri Alves ,
  • David Ballantine ,
  • Jeff Kettle
Navid Mohammadian
The University of Glasgow

Corresponding Author:[email protected]

Author Profile
Dinesh Kumar
Author Profile
Lucas Fugikawa-Santos
Author Profile
Gabriel Leonardo Nogueira
Author Profile
Neri Alves
Author Profile
David Ballantine
Author Profile
Jeff Kettle
Author Profile

Abstract

Indium-gallium-zinc-oxide thin-film transistors (IGZO TFTs) are widely used in numerous display applications and are emerging as a promising alternative for flexible IC production due to their high transparency, superior field-effect mobility, and low-temperature processability. However, their stability under different voltage stresses remains a concern, primarily due to carrier trapping in the gate dielectric and point defect creation. This study involves the fabrication of IGZO TFTs and their subsequent bias stress testing in linear and saturation regions. The impact of a passivation layer on top of the active channel is investigated to mitigate bias stress susceptibility. The passivated TFTs exhibit reduced bias stress susceptance, with ΔVT only moderately affected by the positive gate bias stress. This suggests that fewer electrons are being trapped at the interface between the dielectric/semiconductor. Conventional bias stress testing methods for TFTs are time-consuming and depend on airstable devices. To address this, we introduce a â\euro˜Voltage Step Stressâ\euro™ (VSS) approach. This method offers an accelerated way to conduct bias stress measurements without compromising test accuracy.