

Compact and Energy Efficient Neuron With Tunable Spiking Frequency in 22-nm FDSOI

Hossein Eslahi ¹, Tara Hamilton ¹, and Sourabh Khandelwal ¹

¹Affiliation not available

October 30, 2023

Abstract

In this paper, we present an integrated and fire neuron designed in a 22-nm FDSOI technology. In this novel design, we deploy the back-gate terminal of FDSOI technology for a tunable design. For the first time, we show analytically and with pre- and post-layout simulations a neuron with tunable spiking frequency using the back-gate voltage of FDSOI technology. The neuron circuit is designed in the sub-threshold region and dissipates an ultra-low energy per spike of the order of Femto Joules per spike. With the layout area of only 30 μm^2 , this is the smallest neuron circuit reported to date.

Compact and Energy Efficient Neuron With Tunable Spiking Frequency in 22-nm FDSOI

Hossein Eslahi, *Graduate Student Member, IEEE*, Tara J. Hamilton, *Member IEEE*, and Sourabh Khandelwal, *Senior Member IEEE*

Abstract—In this paper, we present an integrated and fire neuron designed in a 22-nm FDSOI technology. In this novel design, we deploy the back-gate terminal of FDSOI technology for a tunable design. For the first time, we show analytically and with pre- and post-layout simulations a neuron with tunable spiking frequency using the back-gate voltage of FDSOI technology. The neuron circuit is designed in the sub-threshold region and dissipates an ultra-low energy per spike of the order of Femto Joules per spike. With the layout area of only $30 \mu m^2$, this is the smallest neuron circuit reported to date.

Index Terms—Spiking Neural Networks, Integrated Circuits, Neuromorphic Computing, Neuron and Synapse, FDSOI, Frequency Modulation

I. INTRODUCTION

Artificial neural networks (ANN) are a promising solution to address the bottlenecks of the Von Neumann paradigms [1]–[18]. Brain-inspired spiking neural networks (SNN) have been introduced as the third generation of ANN emulating biological brain functions in hardware. The basic computing unit in the spiking neural networks (SNNs) are neurons communicating with each other through synapses via the electrical pulses called spikes [2]–[6], [9]–[16], [19]–[24].

Each standard neuronal topology in SNN structures must mimic the known dynamics of a biological neurons such as the adaptive spike-frequency with the biologically plausible time constants. To mimic brain-like functionality a very large number of neurons are required in SNNs. So, the size of the neuronal hardware is also very important. This underlines the need for simple neuronal circuits with minimum number of transistors. The Axon-Hillock [25], Hodgkin-Huxley [26], Morris-Lecar [27], Fitz-Nagumo [28], Resonate and Fire [29], [30], Hindmarsh-Rose [31], Mihalas-Niebur and Izhikevich model [32]–[36] were the leading models inspiring the next generations of the neuromorphic circuit over the last decades [1], [2], [4], [7], [15], [18], [22], [24]. Among these, the Leaky Integrate-and-Fire (I&F) neurons are claimed to be compact, and computationally more efficient. The I&F neurons integrate the pre-synaptic signal through a membrane capacitor and generate spikes once the integrated signal exceeds the spiking threshold [3], [5], [9], [12]–[17], [19]–[21], [23], [32], [37]–[40].

To address the energy issue, the transistors are preferably biased in the sub-threshold region. However, nano-scale CMOS devices suffer from significant leakage currents in sub-threshold. Therefore, novel technologies like the Fully Depleted Silicon on Insulator (FDSOI) have been emerged showing superior performance in terms of leakage and power consumption [1], [16], [18], [41], [42]. The use of back-gate bias is a new possibility in the FDSOI technology to tune

the circuit performance. In this paper, for the first time, we propose a neuron design which can use back-gate voltage to modulate the spiking frequency of a compact I&F neuron. Frequency can be modulated in a broad range from 36.8 kHz to 416.67 kHz . The proposed neuron operates in the sub-threshold region and consumes an ultra-low energy per spike. The final layout, including the core neuron, six output buffers for measurement purposes, one level-shifter (required for the following I/O block), and all capacitors designed to ensure biological time constants, is only $30 \mu m^2$ in size.

The paper is organized as follows. Neuron circuit topology and its functionality are presented in the next section. An analytical model of the the frequency modulation as well as the temperature compensation based on the back-gate biasing are also presented in section II. In Section III, the post-layout analysis and the Monte-Carlo simulation results are presented, validating the neuron performance against the process variations, mismatch, leakage, and parasitic components. Conclusions are drawn in the Section IV.

II. FDSOI-BASED I&F NEURON AND FREQUENCY MODULATION

A. Neuron Operation

The proposed Integrate-and-Fire neuron is designed in 22-nm FDSOI technology. The topology is shown in Fig. 1. The supply voltage V_{dd} is set to $0.3V$ for the sub-threshold operation. The input synaptic current I_{syn} is a fixed bias current. It is set it to 10 nA . Each spike consists of three main transient responses: charging, firing, and resetting. The proposed neuron performs these steps through different parts highlighted in black, green, and red in Fig. 1, respectively. Figure 2 correspondingly illustrate the contribution of each step in the the simplified characteristic of the spikes with the same colour.

The charging step is implemented by C_{mem} and the After Hyper-Polarization (AHP) mechanism composing the transistors M_{4-6} and capacitor C_{ahp} . The AHP mechanism is also used to modulate the spiking-frequency. C_{mem} is responsible for integrating the difference of the synaptic current I_{syn} and the AHP current I_{ahp} and, then, creating the membrane voltage V_{mem} . The charging starts when $I_{syn} > I_{ahp}$. The membrane voltage increases from zero at point A and the charging continues until V_{mem} reaches the spiking threshold V_{th-s} at point B. This step, therefore, takes a charging time t_{AB} that is a function of C_{mem} , I_{syn} , and I_{ahp} . t_{AB} can be calculated by integrating the membrane voltage from zero to the spiking threshold as,




Fig. 1. The proposed I&F neuron with frequency adaptation mechanism.




Fig. 2. Simplified spiking characteristic of the neuron in Fig. 1. Each spike composes three steps named the charging (from A to B), firing (between points B and C), and resetting (from C to D).

$$\int_0^{V_{th-s}} C_{mem} dV_{mem} = \int_0^{t_{AB}} (I_{syn} - I_{ahp}) dt \quad (1)$$

Assuming a fixed pre-synaptic current I_{syn} , the charging time t_{AB} is obtained to be,

$$t_{AB} = \frac{C_{mem} \cdot V_{th-s}}{I_{syn} - I_{ahp}} \quad (2)$$

Once V_{mem} exceeds the spiking threshold, transistors M_1 turns on. This then turns on M_3 . Then, a firing current I_{fb} flows through M_3 which pulls up the membrane voltage V_{mem} to the supply voltage V_{dd} (See point C in Fig. 2). The membrane voltage changes from V_{th-s} to V_{dd} in the firing step. The firing time t_{BC} is calculated as,

$$t_{BC} = \frac{C_{mem} \cdot (V_{dd} - V_{th-s})}{I_{syn} - I_{ahp} + I_{fb}} \approx \frac{C_{mem} \cdot (V_{dd} - V_{th-s})}{I_{fb}} \quad (3)$$

As soon as M_1 switches on, the inverter (M_7 and M_8) sees a zero bias as its input. As a result the output capacitor C_{out} starts to charge. The output capacitance should be greater than the membrane capacitance to guarantee the sequence of firing and resetting steps. Once C_{out} charges to voltage which can turn M_9 on, the reset current I_{reset} starts to flow. I_{reset} discharges the membrane capacitor to point D (zero volt in our design). The ΔV_{mem} in this step is V_{dd} and the resetting time t_{CD} is given by,

$$t_{CD} = \frac{C_{out} \cdot V_{dd}}{I_{syn} - I_{ahp} - I_{reset}} \approx \frac{C_{out} \cdot V_{dd}}{I_{reset}} \quad (4)$$

The neuron remains at this point as long as $I_{reset} > I_{syn} - I_{ahp}$. Subsequently M_1 switches off and the inverter is




Fig. 3. I_d - V_g characteristics of two NMOS and PMOS device with the same channel width $W = 1.28 \mu m$ as functions of their back-gate bias.

connected to V_{dd} through M_2 . Then the next charging starts. t_{BC} and t_{CD} are very small due to the relatively high charging currents I_{fb} and I_{reset} .

B. Frequency Modulation

The total period of each spike is the summation of t_{AB} , t_{BC} , and t_{CD} . The spiking frequency f_{spike} is, then, defined as

$$f_{spike} = \frac{1}{t_{AB} + t_{BC} + t_{CD}} \quad (5)$$

Note that the firing and resetting currents are constant, so, t_{BC} and t_{CD} do not change by back-gate biases V_{bg5} and V_{bg6} . Also, these two time steps are shorter than t_{AB} . To modulate the frequency, we modulate t_{AB} through the AHP current I_{ahp} . FDSOI devices offer unique way to modulate the device current through the back-gate. Figure 3 plots the drain current versus gate voltage (I_d - V_g) characteristics of n- and p-types FDSOI devices with the channel width and length of $W = 1.28 \mu m$ and $L = 20 nm$, respectively, and the drain voltage $V_d = 1.5V$. The back-gate voltage V_{bg} is set to $-2.5V$, $0V$, and $2.5V$. As seen, the higher V_{bg} , the smaller threshold voltage, and the greater drain current will be. We use the back-gate bias voltage over of M_6 to change I_{ahp} and, subsequently, the charging time t_{AB} . The back-gate voltages V_{bg5} and V_{bg6} are used to tune the AHP current. Our analytical calculations are validated by comparing with the simulations of t_{AB} with the foundry PDK.

The capacitors are designed by considering the sequence of the charging, firing, and resetting steps. To ensure appropriate sequencing we use $C_{mem} = 3 fF$, $C_{out} = 9 fF$, and $C_{ahp} = 40 fF$. Back-gate voltages are tuned between the allowed range of $0V$ to $1.2V$. Figure 4 sketches the transient characteristics of V_{mem} , derivative of V_{mem} (V'_{mem}), I_{ahp} , I_{fb} , and I_{reset} for $V_{bg5} = 0V$ and $V_{bg6} = 1.2V$. This is the back-gate voltage condition of the lowest spiking frequency.

As shown in Fig. 4 I_{fb} and I_{reset} are equal to the off-current I_{off} and I_{ahp} is constant during the charging period. The rate of charging remains roughly constant from point A to B. However, the firing current I_{fb} starts increasing at point




Fig. 4. Calculation of the charging time t_{AB} for the back-gate voltages of $V_{bg5} = 0V$ and $V_{bg6} = 1.2V$. The charging, firing, and resetting steps correspond to the time intervals of A to B, B to C, and C to D, respectively.




Fig. 5. V'_mem versus the membrane voltage for two opposite case of the maximum (blue) and minimum (green) spiking frequencies. The part from point A to point B indicates a relatively fixed slope.

B and V'_mem increases. This indicates that the charging step is terminated and the firing step has started.

The maximum V_{mem} in the charging step (at point B) defines the spiking threshold V_{th-s} . Figure 5 provides easier visualization of the spiking threshold. Fig. 5 shows transient simulation results for V'_mem as a function of V_{mem} during switching up-to time $t_{tran} = 100\mu s$. This is shown for two back-gate bias conditions which result in minimum and maximum spiking frequency. As seen, V'_mem is almost constant from point A to B and, then, changes at membrane voltage of close to $V_{dd}/2 = 0.15V$ which is taken as the spiking threshold. Table I compares the spiking frequency calculated by Eq. (5) with the simulation results for four different bias sets (cases 1-4). From this table, there is an excellent fit between the theoretical analysis and simulation. Plotted in Fig. 6 also illustrates the modulation of the spiking frequency for

TABLE I
COMPARISON BETWEEN THE CALCULATED AND SIMULATED SPIKING FREQUENCY FOR DIFFERENT COMBINATIONS OF V_{bg5} AND V_{bg6}

		Case 1	Case 2	Case 3	Case 4
		$V_{bg5} = 1.2V$	$V_{bg5} = 0V$	$V_{bg5} = 0V$	$V_{bg5} = 1.2V$
		$V_{bg6} = 1.2V$	$V_{bg6} = 0V$	$V_{bg6} = 1.2V$	$V_{bg6} = 0V$
f_{spike}	Calculation	2.5 MHz	3.2 MHz	355 kHz	4.4 MHz
	Simulation	2.2 MHz	2.8 MHz	337 kHz	3.8 MHz




Fig. 6. Variation of the spiking frequency as a function of two back-gate biases V_{bg5} and V_{bg6} .

two back-gate biases V_{bg5} and V_{bg6} swept from 0 V to 1.2 V.

C. Monte-Carlo Analysis

To validate the performance of the neuron in terms of mismatch, we performed the Monte-Carlo (M-C) analysis with 200 runs for the firing rate of the neuron. Figures 7(a) and (b), respectively, represent the variations of the maximum and minimum spiking-frequencies with the deviations lower than the standard deviation 3σ .

III. POST-LAYOUT RESULTS AND DISCUSSION

A. Layout and the process-variation analysis

The 22nm FDSOI process has many flavors of FETs. After performing I-V simulations of different flavors it become clear that high-threshold FETs (HVTFETs) offer the lowest leakage current as compared to other flavors of FETs in the process. HVTFET is selected to design the neuron circuit. FET widths are optimized with respect to minimize mismatch. The triple well structure, e.g. PMOS in NWELL and NMOS in PWELL, is used for all FETs. This structure allows us to isolate the NMOS device from the global substrate through an NWELL ring surrounding the device and facilitates applying an independent bias to the back-gate node [43]. An n-type current mirror with an input pulse generates the pre-synaptic current I_{syn} . Two 4-bit digital-to-analog converters (DACs) are also designed to generate the two back-gate biases used in




Fig. 7. The Monte-Carlo analysis for (a) the minimum and (b) maximum spiking frequencies.

the neuron circuit (see Fig. 1). These DACs are added to the neuron in the final layout but their areas are excluded from the neuron layout size for a fair comparison with the literature. A level-Shifter circuit [44] is inserted in the neuron layout to generate the output pulses with amplitudes of 0.8V needed for the following I/O block. In addition, six output buffers are added for measurement purposes [45].

The Metal-Oxide-Metal (MOM) capacitors are chosen for the capacitors of the circuits as they offer acceptable capacitance density [43]. The final layout is presented in Fig. 8. Transistors with back-gate bias M_5 and M_6 , level shifter, and other parts of neuron and buffers are shown in this figure. Total area is $30\mu m^2$ in size considering all blocks and MOM capacitors. Figure 9 shows the output of the level-shifter for the minimum and maximum firing rates. Although the spiking frequency is reduced by the parasitic components [39], [46], [47], the proposed neuron offers a wide frequency range from $36.8kHz$ to $416.67kHz$. The capacitors must take the values to trade-off the area and operating in the real time constants. However, small capacitors in the order of few femto-Farads are vulnerable to the parasitics. We run post-layout simulations for two extreme capacitor corners in PDK (C_{min} and C_{max}) and compare the ratio between f_{max} and f_{min} with the nominal case. The results are summarized in Table II denoting that the frequency ratio remains roughly similar to the nominal case. This means that the capacitors are designed correctly.

B. Energy Dissipation

The energy consumed per spike is an important figure of merit (FoM) for neuron circuit. This FoM has been considered




Fig. 8. The final layout including the proposed neuron in Fig. 1, the level-shifter, and all buffers needed for measurement. All capacitors are placed on top of the transistors layout, offering a more compact layout.




Fig. 9. The output characteristics of the level-shifter for f_{max} (blue) and f_{min} (red).

TABLE II
CAPACITIVE CORNER-ANALYSIS OF THE NEURON AND COMPARISON THE RESULT WITH THE NOMINAL DESIGN

Corners	$f_{min}(kHz)$	$f_{max}(kHz)$	$\frac{f_{max}}{f_{min}}$
C_{min}	38.28	441	11.52
Nominal	36.8	416.67	11.32
C_{max}	35.52	416.67	11.73

in various works to fairly evaluate the energy efficiency of the neuron circuits [6], [21], [22], [24]. Energy per spike is calculated by dividing the average power consumption P_{ave} by the spiking frequency f_{spike} . The averaged power is given by,

$$P_{ave} = \frac{1}{t_{sim}} \int_0^{t_{sim}} i_{dd}(t) \cdot V_{dd} dt \quad (6)$$

or, equivalently,

$$P_{ave} = \frac{f_{spike}}{N} \int_0^{t_{sim}} i_{dd}(t) \cdot V_{dd} dt \quad (7)$$

where t_{sim} is the simulation time, $i_{dd}(t)$ represents the total (static and dynamic) current flowing through the supply voltage V_{dd} , and N indicates the number of spikes in the simulation time t_{sim} . The energy per spike E_s is, then, extracted from Eq. (7) and is written as

$$E_s = \frac{P_{ave}}{f_{spike}} = \frac{1}{N} \int_0^{t_{sim}} i_{dd}(t) \cdot V_{dd} dt \quad (8)$$

TABLE III

COMPARISON BETWEEN THE PERFORMANCE OF THE PROPOSED NEURON WITH OTHER TOPOLOGIES AND TECHNOLOGIES REPORTED IN THE LITERATURE

Reference	Technology	No. Transistors	V_{dd} (V)	Power	E_s	Frequency	Area
[40]	0.35 μm CMOS	21	3.3	—	900 pJ	100 Hz	< 10 mm^2 *
[24]	0.35 μm CMOS	14	3.2	8 – 40 μW	8.5 – 9 pJ	—	2800 μm^2
[37]	1.5 μm CMOS	20	5	0.3 – 1.5 μW	3 – 15 pJ	100 Hz	—
[1]	28 nm FDSOI	21	1	—	50 pJ**	30 Hz	50 μm^2
[5]	0.18 μm CMOS	21	1.8	—	883 pJ	30 Hz	1188 μm^2
[39]	28 nm CMOS	22	0.7 – 1	1.9 mW †	2.3 – 30 nJ	1 – 100 kHz	64.6 μm^2
[13]	0.18 μm CMOS	19	1.8	2 – 50 μW	—	—	—
[48]	CMOS	27 – 30	5	60 μW	—	—	—
[49]	0.35 μm CMOS	21	3.3	—	7 pJ	—	—
[50]	0.35 μm TSMC	> 32	—	3.2 nW	45.7 pJ	70 Hz	0.108 mm^2
[22]	65 nm TSMC	6 ††	0.2	100 pW	4 fJ	25 kHz	35 μm^2
[51]	0.35 μm CMOS	8	—	1.74 μW	17.4 pJ	100 Hz	1887 μm^2
[12]	65 nm CMOS	> 19	—	78.16 nW	41.2 pJ	1.9 MHz	538 μm^2
[23]	90 nm CMOS	14	0.6	40.2 pW	0.4 pJ	100 Hz	442 μm^2
[6]	28 nm FDSOI	2	—	—	35 fJ	56 kHz	12 μm^2
[7]	28 nm TSMC	5 ††	0.2	30 pW	2 fJ	15.6 kHz	31 μm^2
[11]	28 nm CMOS	—	1.2	—	35 pJ	100 MHz	1.99 mm^2 ‡
[21]	0.35 μm AMS CMOS	21	3.3	—	7 pJ	—	913 μm^2
[16]	28 nm FDSOI	—	0.4 – 0.8	12 – 49 nW	64 – 280 fJ	16.9 – 524 MHz	574.2 μm^2
This Work	LF HF	22 nm FDSOI	0.3	1.22 nW	32.36 fJ	36.8 kHz	30 μm^2
				4.7 nW	11.28 fJ	416.67 kHz	

LF: Low Frequency, HF: High Frequency, * Total area for 32 neurons and 8000 synapses, ** Energy per spike of the whole processor, † Power consumption of the whole neuromorphic system, †† These topologies lack the frequency-adaptation mechanism, ‡ 192 neurons and 6144 synapses.

The averaged power consumption of the neuron at $f_{min} = 36.8 \text{ kHz}$ and $f_{min} = 416.67 \text{ kHz}$ are, respectively, 1.22 nW and 4.7 nW that correspond to E_s of 33 fJ/s and 11.28 fJ/s. Table III compares the performance of the proposed neuron with other works. Our design compares well with other silicon neurons in the literature particularly with regards to the energy consumption and the layout size. In addition, it allows frequency modulation in a broad range which is promising for larger SNN systems.

IV. CONCLUSION

In this paper we have presented an Integrate and Fire neuron designed in 22 nm FDSOI technology. The proposed circuit allows spiking frequency modulation. For the first time we propose that the back-gate bias of the FDSOI technology can be used to create this desirable tunability. The performance of the neuron was validated through analytical models, pre-, and post-layout simulations. The proposed adaptive neuron consumes an ultra-low energy with a small layout size.

ACKNOWLEDGMENT

The authors would like to thank Perceptia Device Company (<https://perceptia.com/>) for providing the PDK of the 22-nm FDSOI technology.

REFERENCES

- [1] N. Qiao and G. Indiveri, "Scaling mixed-signal neuromorphic processors to 28 nm fd-soi technologies," in *2016 IEEE Biomedical Circuits and Systems Conference (BioCAS)*. IEEE, 2016, pp. 552–555.
- [2] J. H. Wijekoon and P. Dudek, "Spiking and bursting firing patterns of a compact vlsi cortical neuron circuit," in *2007 International Joint Conference on Neural Networks*. IEEE, 2007, pp. 1332–1337.
- [3] J. Grollier, D. Querlioz, K. Camsari, K. Everschor-Sitte, S. Fukami, and M. D. Stiles, "Neuromorphic spintronics," *Nature electronics*, vol. 3, no. 7, pp. 360–370, 2020.
- [4] J. H. Wijekoon and P. Dudek, "Simple analogue vlsi circuit of a cortical neuron," in *2006 13th IEEE International Conference on Electronics, Circuits and Systems*. IEEE, 2006, pp. 1344–1347.
- [5] K. I. Papadimitriou, S.-C. Liu, G. Indiveri, and E. M. Drakakis, "Neuromorphic log-domain silicon synapse circuits obey bernoulli dynamics: a unifying tutorial analysis," *Frontiers in neuroscience*, vol. 8, p. 428, 2015.
- [6] T. Bédécarrats, C. Fenouillet-Béranger, S. Cristoloveanu, and P. Galy, "A bimos-based 2t1c analogue spiking neuron circuit integrated in 28 nm fd-soi technology for neuromorphic application," *Solid-State Electronics*, vol. 168, p. 107717, 2020.
- [7] F. Danneville, C. Loyez, K. Carpentier, I. Sourikopoulos, E. Mercier, and A. Cappy, "A sub-35 pw axon-hillock artificial neuron circuit," *Solid-State Electronics*, vol. 153, pp. 88–92, 2019.
- [8] N. K. Upadhyay, H. Jiang, Z. Wang, S. Asapu, Q. Xia, and J. Joshua Yang, "Emerging memory devices for neuromorphic computing," *Advanced Materials Technologies*, vol. 4, no. 4, p. 1800589, 2019.
- [9] P. U. Diehl and M. Cook, "Unsupervised learning of digit recognition using spike-timing-dependent plasticity," *Frontiers in computational neuroscience*, vol. 9, p. 99, 2015.
- [10] T. J. Hamilton, S. Afshar, A. van Schaik, and J. Tapson, "Stochastic electronics: A neuro-inspired design paradigm for integrated circuits," *Proceedings of the IEEE*, vol. 102, no. 5, pp. 843–859, 2014.
- [11] Y. Liu, K. Qian, S. Hu, K. An, S. Xu, X. Zhan, J. Wang, R. Guo, Y. Wu, T.-P. Chen *et al.*, "Application of deep compression technique in spiking neural network chip," *IEEE transactions on biomedical circuits and systems*, vol. 14, no. 2, pp. 274–282, 2019.
- [12] A. Joubert, B. Belhadj, O. Temam, and R. Hélot, "Hardware spiking neurons design: Analog or digital?" in *The 2012 International Joint Conference on Neural Networks (IJCNN)*. IEEE, 2012, pp. 1–5.
- [13] E. Radhika, S. Kumar, and A. Kumari, "Low power analog vlsi implementation of cortical neuron with threshold modulation," in *2015 International Conference on Advances in Computing, Communications and Informatics (ICACCI)*. IEEE, 2015, pp. 561–566.
- [14] C. Frenkel, M. Lefebvre, J.-D. Legat, and D. Bol, "A 0.086-mm² 212.7-pj/sop 64k-synapse 256-neuron online-learning digital spiking neuro-

- morphic processor in 28-nm cmos,” *IEEE transactions on biomedical circuits and systems*, vol. 13, no. 1, pp. 145–158, 2018.
- [15] G. Indiveri, F. Stefanini, and E. Chicca, “Spike-based learning with a generalized integrate and fire silicon neuron,” in *Proceedings of 2010 IEEE International Symposium on Circuits and Systems*. IEEE, 2010, pp. 1951–1954.
 - [16] C. Frenkel, J.-D. Legat, and D. Bol, “A compact phenomenological digital neuron implementing the 20 izehkeich behaviors,” in *2017 IEEE Biomedical Circuits and Systems Conference (BioCAS)*. IEEE, 2017, pp. 1–4.
 - [17] G. Indiveri, B. Linares-Barranco, T. J. Hamilton, A. Van Schaik, R. Etienne-Cummings, T. Delbruck, S.-C. Liu, P. Dudek, P. Häfliger, S. Renaud *et al.*, “Neuromorphic silicon neuron circuits,” *Frontiers in neuroscience*, vol. 5, p. 73, 2011.
 - [18] N. Qiao and G. Indiveri, “Analog circuits for mixed-signal neuromorphic computing architectures in 28 nm fd-soi technology,” in *2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)*. IEEE, 2017, pp. 1–4.
 - [19] N. Qiao, H. Mostafa, F. Corradi, M. Osswald, F. Stefanini, D. Sumislawska, and G. Indiveri, “A reconfigurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128k synapses,” *Frontiers in neuroscience*, vol. 9, p. 141, 2015.
 - [20] C. Lee, G. Srinivasan, P. Panda, and K. Roy, “Deep spiking convolutional neural network trained with unsupervised spike-timing-dependent plasticity,” *IEEE Transactions on Cognitive and Developmental Systems*, vol. 11, no. 3, pp. 384–394, 2018.
 - [21] P. Livi and G. Indiveri, “A current-mode conductance-based silicon neuron for address-event neuromorphic systems,” in *2009 IEEE international symposium on circuits and systems*. IEEE, 2009, pp. 2898–2901.
 - [22] I. Sourikopoulos, S. Hedayat, C. Loyez, F. Danneville, V. Hoel, E. Mercier, and A. Cappy, “A 4-fj/spike artificial neuron in 65 nm cmos technology,” *Frontiers in neuroscience*, vol. 11, p. 123, 2017.
 - [23] J. M. Cruz-Albrecht, M. W. Yung, and N. Srinivasa, “Energy-efficient neuron, synapse and stdp integrated circuits,” *IEEE transactions on biomedical circuits and systems*, vol. 6, no. 3, pp. 246–256, 2012.
 - [24] J. H. Wijekoon and P. Dudek, “Compact silicon neuron circuit with spiking and bursting behaviour,” *Neural Networks*, vol. 21, no. 2-3, pp. 524–534, 2008.
 - [25] C. Mead, *Analog VLSI and neural systems*. Addison-Wesley Longman Publishing Co., Inc., 1989.
 - [26] A. L. Hodgkin and A. F. Huxley, “A quantitative description of membrane current and its application to conduction and excitation in nerve,” *The Journal of physiology*, vol. 117, no. 4, pp. 500–544, 1952.
 - [27] C. Morris and H. Lecar, “Voltage oscillations in the barnacle giant muscle fiber,” *Biophysical journal*, vol. 35, no. 1, pp. 193–213, 1981.
 - [28] R. FitzHugh, “Impulses and physiological states in theoretical models of nerve membrane,” *Biophysical journal*, vol. 1, no. 6, pp. 445–466, 1961.
 - [29] K. Nakada, T. Asai, and Y. Amemiya, “Analog cmos implementation of a bursting oscillator with depressing synapse,” in *Proceedings of the 2004 Intelligent Sensors, Sensor Networks and Information Processing Conference, 2004*. IEEE, 2004, pp. 503–506.
 - [30] K. Nakada, T. Asai, and H. Hayashi, “A silicon resonate-and-fire neuron based on the volterra system,” in *Int. symp. on nonlinear theory and its applications*, 2005, pp. 82–85.
 - [31] Y. J. Lee, J. Lee, Y.-B. Kim, J. Ayers, A. Volkovskii, A. Selverston, H. Abarbanel, and M. Rabinovich, “Low power real time electronic neuron vlsi design using subthreshold technique,” in *2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No. 04CH37512)*, vol. 4. IEEE, 2004, pp. IV–744.
 - [32] E. M. Izhikevich, “Simple model of spiking neurons,” *IEEE Transactions on neural networks*, vol. 14, no. 6, pp. 1569–1572, 2003.
 - [33] F. Folowosele, A. Harrison, A. Cassidy, A. G. Andreou, R. Etienne-Cummings, S. Mihalas, E. Niebur, and T. J. Hamilton, “A switched capacitor implementation of the generalized linear integrate-and-fire neuron,” in *2009 IEEE International Symposium on Circuits and Systems (ISCAS)*. IEEE, 2009, pp. 2149–2152.
 - [34] F. Folowosele, R. Etienne-Cummings, and T. J. Hamilton, “A cmos switched capacitor implementation of the mihalas-niebur neuron,” in *2009 IEEE Biomedical Circuits and Systems Conference*. IEEE, 2009, pp. 105–108.
 - [35] A. Van Schaik, C. Jin, A. McEwan, T. J. Hamilton, S. Mihalas, and E. Niebur, “A log-domain implementation of the mihalas-niebur neuron model,” in *Proceedings of 2010 IEEE International Symposium on Circuits and Systems*. IEEE, 2010, pp. 4249–4252.
 - [36] F. Folowosele, T. J. Hamilton, and R. Etienne-Cummings, “Silicon modeling of the mihalas-niebur neuron,” *IEEE transactions on neural networks*, vol. 22, no. 12, pp. 1915–1927, 2011.
 - [37] G. Indiveri, “A low-power adaptive integrate-and-fire neuron circuit,” in *Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS’03.*, vol. 4. IEEE, 2003, pp. IV–IV.
 - [38] R. M. Wang, T. J. Hamilton, J. C. Tapson, and A. van Schaik, “A neuromorphic implementation of multiple spike-timing synaptic plasticity rules for large-scale neural networks,” *Frontiers in neuroscience*, vol. 9, p. 180, 2015.
 - [39] C. Mayr, J. Partzsch, M. Noack, S. Hänzsch, S. Scholze, S. Höppner, G. Ellguth, and R. Schüffny, “A biological-realtime neuromorphic system in 28 nm cmos using low-leakage switched capacitor circuits,” *IEEE transactions on biomedical circuits and systems*, vol. 10, no. 1, pp. 243–254, 2015.
 - [40] G. Indiveri, E. Chicca, and R. Douglas, “A vlsi array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity,” *IEEE transactions on neural networks*, vol. 17, no. 1, pp. 211–221, 2006.
 - [41] D. Rajasekharan, P. Kushwaha, S. S. Chauhan, and Y. S. Chauhan, “Non-boolean associative processing using fdsoi mosfet-based inverter,” *IEEE Transactions on Nanotechnology*, vol. 17, no. 6, pp. 1235–1243, 2018.
 - [42] A. Carbon, J.-M. Philippe, O. Bichler, R. Schmit, B. Tain, D. Briand, N. Ventrone, M. Paindavoine, and O. Brousse, “Pneuro: A scalable energy-efficient programmable hardware accelerator for neural networks,” in *2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)*. IEEE, 2018, pp. 1039–1044.
 - [43] L. Le Guevel, G. Billiot, B. Cardoso Paz, M. Tagliaferri, S. De Franceschi, R. Maurand, M. Cassé, M. Zurita, M. Sanquer, M. Vinet *et al.*, “Low-power transimpedance amplifier for cryogenic integration with quantum devices,” *Applied Physics Reviews*, vol. 7, no. 4, p. 041407, 2020.
 - [44] S. Lütkeemeier and U. Rückert, “A subthreshold to above-threshold level shifter comprising a wilson current mirror,” *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 57, no. 9, pp. 721–724, 2010.
 - [45] M. Franco, J. Güiza, E. Chiappetta, S. Rueda, H. Luis, J. Bertuzzo, J. Koeppe, T. Robins, J. Jenkins, and T. Hamilton, “Electronically programmable test points for on-chip analog/digital measurements,” in *2013 IEEE International Symposium on Circuits and Systems (ISCAS)*. IEEE, 2013, pp. 2670–2673.
 - [46] K. I. Papadimitriou and E. M. Drakakis, “Cmos weak-inversion log-domain glycolytic oscillator: a cytomimetic circuit example,” *International Journal of Circuit Theory and Applications*, vol. 42, no. 2, pp. 173–194, 2014.
 - [47] B. Razavi, *Design of analog CMOS integrated circuits*. Tata McGraw-Hill Education, 2002.
 - [48] M. Mahowald and R. Douglas, “A silicon neuron,” *Nature*, vol. 354, no. 6354, pp. 515–518, 1991.
 - [49] M. Ranjbar and M. Amiri, “Analog implementation of neuron-astrocyte interaction in tripartite synapse,” *Journal of Computational Electronics*, vol. 15, no. 1, pp. 311–323, 2016.
 - [50] T. Kohno, M. Sekikawa, J. Li, T. Nanami, and K. Aihara, “Qualitative-modeling-based silicon neurons and their networks,” *Frontiers in neuroscience*, vol. 10, p. 273, 2016.
 - [51] A. Basu and P. E. Hasler, “Nullcline-based design of a silicon neuron,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 57, no. 11, pp. 2938–2947, 2010.