

Exploiting Drain-Erase Scheme in Ferroelectric FETs for Logic-in-Memory

Musaib Rafiq, *Graduate Student Member, IEEE*, Yogesh Singh Chauhan, *Fellow, IEEE* and Shubham Sahay, *Member, IEEE*

Abstract—The conventional computing platforms based on von-Neumann architecture are highly space- and energy-intensive while handling the emerging applications such as AI, ML, and big data. To overcome the von Neumann bottleneck, compact and light-weight logic-in-memory implementations of Boolean logic gates based on emerging non-volatile memory (e-NVM) such as RRAMs, PCM, STT-MRAMs, etc., were proposed recently. However, these e-NVMs not only exhibit significant temporal and spatial variability, but their large-scale integration with CMOS process is also a technological challenge. To overcome these issues with the emerging non-volatile memories, Ferroelectric FETs based on CMOS-compatible doped Hafnium oxide with the capability of large-scale CMOS integration in the advanced logic nodes were proposed. Considering the high scalability and CMOS-compatibility of the FeFETs, in this work, for the first time, we propose a logic-in-memory implementation utilizing a single ferroelectric fully-depleted-silicon-on-insulator (Fe-FDSOI) FET exploiting the unique drain erase phenomenon. In our proposed logic-in-memory implementation, inputs are applied at the gate and drain terminals using a novel input-to-voltage mapping scheme, and output is obtained as the current flowing through the Fe-FDSOI FET. We utilize an experimentally calibrated compact model of the ferroelectric capacitor connected to the baseline industry standard BSIM-IMG compact model for the FDSOI transistor for proof of concept demonstration. We also perform a comprehensive analysis of the performance metrics of the proposed logic-in-memory implementation. Our results indicate that we can realize at least 10 Boolean logic gates with high energy and area-efficiency utilizing the proposed scheme.

Index Terms—Drain-Erase, Ferroelectric FETs, Logic-in-memory, Reconfigurable logic gates.

I. INTRODUCTION

THE unprecedented growth in data generation and processing in this artificial intelligence (AI) and the internet of things (IoT) era has led to a surge in demand for energy-efficient computing primitives [1], [2]. However, handling such computations with the traditional von-Neumann platforms is difficult due to the significantly large energy and latency overhead owing to the enormous data transfer between the memory and processing units [3]–[5]. Therefore, non-von Neumann computing primitives such as neuromorphic computing, in-memory computing, and logic-in-memory implementations

have gained significant attention recently [6]–[8]. Logic-in-memory is a novel technique where the logic operation is performed within the memory device (without data transfer to the processing unit) by leveraging its non-volatility. Logic-in-memory implementations facilitate the compact realization of a Boolean logic gate by reducing the transistor count [9], [10]. Since logic gates form the fundamental element of all computing systems, collocating logic, and memory blocks not only increases the computational speed and throughput but also leads to a significant reduction in energy by eliminating data transfer.

Recently, several emerging non-volatile memories, such as PCM, RRAMs, STT-MRAMs, etc., have been utilized for efficient logic-in-memory implementations. Although PCM is a relatively mature technology and exhibits a high endurance and fast switching speed (~ 100 ns), the large reset current required to heat the phase change material beyond the melting point results in extremely high energy consumption. While RRAMs exhibit high scalability, their limited endurance, high spatial and temporal variations, and sneak path leakage current, when used without a selector device limits their applications. Moreover, the large-scale integration of these emerging non-volatile memories with the CMOS technology is a technological challenge.

FeFETs based on doped hafnium oxide have witnessed a surge in their research and development activities due to their CMOS compatibility, low write latency, high scalability, low program/erase energy, and multi-level storage capability [11]–[13]. Furthermore, FeFETs based on 22 nm and 28 nm technology have already been demonstrated [14], [15]. FeFETs have been demonstrated successfully in neuromorphic computing, hardware security primitives, and also as embedded nonvolatile memory [16]–[18]. Apart from using voltage pulses at the gate terminal for programming/erase operations, recently, in [19], it was shown that the polarization state can also be altered by applying appropriate voltage pulses at the drain terminal of Fe-FDSOI FETs. This drain-erase scheme facilitates the utilization of Ferroelectric FET-based memory cells in a stacked configuration similar to the mature 3D NAND flash memory technology. Furthermore, it was also shown that the memory window can be substantially increased by using an asymmetric double-gate structure in Fe-FDSOI FETs [20], [21].

Moreover, FeFETs were also explored recently for logic-in-memory implementations [22], [23]. NAND and NOR gates were realized within FeFETs in [22] by storing one input as the polarization state and applying the other input during the read process. Moreover, multiple logic gates were implemented in

This work was partially supported by the Prime Minister's Research Fellowship (PMRF), Semiconductor Research Corporation (SRP Task 3056.001) and Swarnajayanti fellowship (DST/SJF/ETA/02/17-18).

M. Rafiq, Y. S. Chauhan and S. Sahay are with the Department of Electrical Engineering, Indian Institute of Technology Kanpur, Kanpur 208016, India. (email: musaib20@iitk.ac.in, chauhan@iitk.ac.in, ssahay@iitk.ac.in).

[23] utilizing both front and back gate bias for programming the FeFETs. However, in a crosspoint array structure where all the cells share the same substrate, programming through the back gate may not be feasible, and applying voltages on the back gate may perturb the existing logic realizations. Also, a three-step approach was utilized in [23], which may limit the speed of logic operations. To realize the true potential of the logic-in-memory primitives, we need a highly reconfigurable fast implementation. Moreover, an energy-efficient and compact run-time reconfigurable logic gate implementation also shows an enhanced immunity against reverse-engineering attacks [24].

Considering the potential benefits of a reconfigurable logic-in-memory implementation from computing and security aspects, in this work, for the first time, we propose a novel Ferroelectric FET-based logic-in-memory implementation utilizing the drain erase scheme. We have designed a novel input-to-voltage mapping scheme for the gate and drain terminals to efficiently exploit the drain erase scheme and obtain the desired logic gate output as the drain current of Fe-FDSOI FET. For proof of concept demonstration and performance benchmarking, we utilize an experimentally calibrated compact model for Fe-FDSOI FETs. Our implementation shows high reconfigurability as ten logic gates can be implemented in a single FeFET with fewer steps, unlike prior approaches [22], [23], which is more than previous FeFETs based implementations while consuming ultra-low energy and a small area, paving the way for performing secured and high-density logic-in-memory operations.

II. METHODOLOGY

The Fe-FDSOI FET utilized in this work for proof of concept demonstration is shown in Fig. 1. It consists of a thin layer of zirconium-doped hafnium oxide in the gate stack. For emulating the Fe-FDSOI FET, we first utilize a circuit-compatible FE capacitor based on a multi-domain Preisach model [25] and tune the model parameters to mimic the measured characteristics [26], as shown in Fig. 2. Furthermore, the Fe-FDSOI model is derived by connecting the calibrated FE cap model to the gate electrode of the industry standard BSIM IMG model [27], [28].

In FeFETs, the polarization state of the ferroelectric layer dictates the threshold voltage of the FeFET. Based on the direction of polarization of the FE layer in the gate stack, FeFET can transition between a low V_{TH} state and a high V_{TH} state by applying an appropriate program and erase pulse on the gate terminal. Generally, low V_{TH} and high V_{TH} states are achieved by applying large positive and negative pulses on the gate terminal, respectively, as shown in Fig. 3(a). The corresponding transfer characteristics of the two states, erase and program, are shown in Fig. 3(b). Since we need to realize logic gates with binary inputs, we have utilized the extreme polarization states and threshold voltages in this work.

Moreover, to utilize FeFETs in 3D NAND architecture for in-memory computing and inference and realize true random access by facilitating program/erase/inhibition of individual cells in NAND array without disturbing the neighbor cells, a




Fig. 1. Schematic of Fe-FDSOI FET used.




Fig. 2. P-V calibration of FeCAP with experimental data [26].

novel drain erase scheme was proposed in [19]. Furthermore, the efficacy of the drain-erase scheme is significantly high in confined channel architectures such as FDSOI due to a larger BTBT (band-to-band tunneling) [29], [30]. The drain-erase scheme also facilitates multi-level capability in the Fe-FDSOI FETs. To illustrate the drain-erase operation, we have shown the pulses applied at the drain, gate, and source terminals in Fig. 4(a). The device is initialized first in the same programming state by applying a large positive voltage pulse on the gate electrode. For inducing multi-level capability through the drain-erase scheme, a voltage pulse of increasing amplitude is applied on the drain terminal in different iterations while the source terminal is kept at 1.5 V to maximize the dynamic range of drain current [19]. After the application of drain-erase pulses, the state of the Fe-FDSOI FET is read by sweeping the voltage from -0.1 V to 0.1 V at the gate terminal while keeping the drain and source electrodes at 0.05 V and 0 V, respectively. The transfer(read) characteristics for different drain erase pulses are shown in Fig. 4(b). As can be seen in Fig. 4(b), the drain current reduces with an increase in the applied pulse amplitude at the drain terminal. For dealing with binary inputs of logic gates in this work, we have used extreme values of the drain-erase pulses.




Fig. 3. (a) Tuning of FeFET in two polarization states (b) Transfer characteristics of PRG/ERS states.

Logic Gate	V_g for Input A=0	V_g for Input A=1	V_d for Input B=0	V_d for Input B=1
AND	0 V	5 V	5 V	0 V
INHIB	5 V	0 V	5 V	0 V
N-IMPLY	0 V	5 V	0 V	5 V
NOR	5 V	0 V	0 V	5 V
OR	0 V	5 V	0 V	-5 V
N-INHIB	0 V	5 V	-5 V	0 V
IMPLY	5 V	0 V	0 V	-5 V
NAND	5 V	0 V	-5 V	0 V
NOT	-	-	0 V	5 V
BUFFER	-	-	5 V	0 V

III. LOGIC-IN-MEMORY IMPLEMENTATION

To implement two-input logic-gates utilizing a single Fe-FDSOI FET, we have exploited their ability to modulate the threshold voltage via programming/erasing pulses applied on gate and drain terminals. Furthermore, we propose a novel input-to-voltage pulse mapping scheme that encodes the logic level of the inputs into the voltage pulse amplitude to be applied on the gate and drain terminals for implementing a particular logic gate. Utilizing the novel mapping scheme, multiple logic gates can be implemented within a single Fe-FDSOI FET, giving an additional runtime reconfigurability feature. The input-to-voltage mapping scheme for 10 different logic gates has been listed in Table I. Here, we explain the operation of the universal NOR gate.

The truth table and the symbol of a 2-input NOR gate with inputs A and B, and output C are shown in Fig.5(a). As can be observed from the truth table of a NOR gate, the output at logic level '1' only when both the inputs are at logic level '0', and for all other cases, the output is at logic level '0'. To implement NOR gate using Fe-FDSOI FET, the inputs




Fig. 4. (a) Drain, Gate, Source voltage waveforms for drain for erase operation (drain voltage in erase operation varied from 2 to 5 V in steps of 0.2 V). (b) Transfer(read) characteristics corresponding to different drain erase voltages.

A and B are applied as gate and drain pulses, respectively. Based on the input combination of gate and drain pulses, the polarization state of the ferroelectric layer within the gate stack may be changed, which ultimately modulates the threshold voltage of the Fe-FDSOI FET. Here, input A is encoded as a logic level '0' by applying a pulse of amplitude 5 V and duration $50\mu s$ at the gate terminal, while logic level '1' is realized by connecting the gate terminal to the ground for the same duration. However, input B, logic level '0' is encoded by connecting the drain terminal to the ground, while logic level '1' is realized by the application of a voltage pulse with an amplitude of 5 V and duration of $50\mu s$ at the drain terminal. FeFET is reset by applying a large negative pulse at the gate while grounding the drain and source. Unlike [23], where different initializations are done for different logic implementations, leading to an additional delay and reduction in the throughput, the conventional reset process is used in this work. The different input combinations and the corresponding voltages applied to the drain and gate terminals are shown in Figs.5 (b)-(e). During the application of inputs, the source is kept at 1.5 V to enhance the effect of drain erase [19]. The output is encoded as the drain current of the Fe-FDSOI FET, and a high drain current (low V_{TH} state) is considered as logic level '1' and a low drain current (high V_{TH} state) is considered as logic level '0'. For reading the output, a gate




Fig. 5. (a) Symbol and truth table of the NOR gate. Input Voltage waveforms for input combinations (b)00 (c) 01 (d)10 (e)11, their output waveforms are shown in (f)-(i) respectively. A reset operation is performed every time before the application of inputs. Output characteristics are extracted at $V_{gs}=0.1$ V and $V_{ds}=0.05$ V




Fig. 6. (a) Input voltage waveform (b) output characteristics of a NOT gate.

voltage of 0.1 V and a drain voltage of 0.05 V are applied while grounding the source and body terminals. The output current characteristics for all the input combinations are shown in Figs.5 (f)-(i). As can be seen in Fig. 5, the output current is considerably high only when both the inputs are at logic level '0', whereas, for all other input combinations, there is almost negligible current.

Similarly, the NOT gate can be implemented by applying a positive programming pulse to the gate and applying a pulse at the drain side based on the input. A 0 V and 5 V pulse at the drain represents logic level '0' and logic level '1', respectively. Connecting the drain terminal to the ground results in the programming of the Fe-FDSOI FET to the low V_{TH} state, whereas application of 5 V at the drain terminal inhibits the programming through the gate terminal, and Fe-FDSOI FET remains in the same initial V_{TH} (polarization) state. The input/output waveforms for the NOT gate are shown in Fig. 6.

IV. PERFORMANCE METRICS

A. Delay

The output delay is defined as the time taken to read the output after application(programming) of the inputs. Due to

parasitic charge trapping, the polarization-state of the ferroelectric FETs state cannot be read immediately after writing. However, by using SiN_x as an interfacial layer which results in the negligible charge trapping [31] and also by applying an appropriate standby bias [32], this delay can be substantially reduced, and the Ferroelectric FETs state can be read immediately(10 ns) after the writing process. In our implementation, the output is read after 500 ns.

B. Area

The proposed logic-in-memory implementation uses only a single Fe-FDSOI FET and occupies an area of $0.07 \mu m^2$. Our implementation utilizes only a single Fe-FDSOI FET and does not require an additional pull-up device as compared to the previous FeFET-based implementation [22], where only NAND/NOR logic was demonstrated using an additional pull-up device. Hence, our proposed implementation implicitly provides scaling benefits.

C. Energy

The proposed logic-in-memory implementation utilizing a single Fe-FDSOI FET takes two steps: (i) Applying voltage pulses at the gate and drain terminals according to the inputs and (ii) reading the state of the Fe-FDSOI FET, as can be seen in Fig. 5. Therefore, energy consideration from both the steps are calculated and are termed as write and read energy. The maximum read and write energy consumed by the proposed implementation are 47.5 fJ and 3.3 nJ, respectively.

V. CONCLUSION

In this work, we have proposed a novel, highly scalable, compact, energy-efficient, and reconfigurable logic-in-memory implementation by exploiting the drain-erase scheme utilizing a single ferroelectric FDSOI FET. Our novel input-to-voltage pulse mapping schemes for the voltages applied to the gate and drain terminals of Fe-FDSOI FET facilitate the realization

of at least ten Boolean logic gates in a single Fe-FDSOI FET, leading to a highly reconfigurable architecture which may be utilized for energy-efficient computing and hardware security. We believe that our work will provide incentive for the experimental realization of compact and energy-efficient logic-in-memory implementations utilizing CMOS-compatible ferroelectric FETs.

REFERENCES

- [1] V. Özdemir and N. Hekim, "Birth of industry 5.0: Making sense of big data with artificial intelligence, "the internet of things" and next-generation technology policy," *OMICS: A Journal of Integrative Biology*, vol. 22, no. 1, pp. 65–76, 2018, doi: [10.1089/omi.2017.0194](https://doi.org/10.1089/omi.2017.0194).
- [2] Y. Sun, H. Song, A. J. Jara, and R. Bie, "Internet of things and big data analytics for smart and connected communities," *IEEE Access*, vol. 4, pp. 766–773, 2016, doi: [10.1109/ACCESS.2016.2529723](https://doi.org/10.1109/ACCESS.2016.2529723).
- [3] J. Lee, C. Kim, S. Kang, D. Shin, S. Kim, and H.-J. Yoo, "Unpu: A 50.6tops/w unified deep neural network accelerator with 1b-to-16b fully-variable weight bit-precision," in *2018 IEEE International Solid - State Circuits Conference - (ISSCC)*, 2018, pp. 218–220, doi: [10.1109/ISSCC.2018.8310262](https://doi.org/10.1109/ISSCC.2018.8310262).
- [4] N. P. Jouppi *et al.*, "In-datacenter performance analysis of a tensor processing unit," *SIGARCH Comput. Archit. News*, vol. 45, no. 2, p. 1–12, jun 2017, doi: [10.1145/3140659.3080246](https://doi.org/10.1145/3140659.3080246).
- [5] J. v. Neumann, *The Computer and the Brain*. USA: Yale University Press, 1958.
- [6] M. Hu, J. P. Strachan, Z. Li, E. M. Grafals, N. Davila, C. Graves, S. Lam, N. Ge, J. J. Yang, and R. S. Williams, "Dot-product engine for neuromorphic computing: Programming 1t1m crossbar to accelerate matrix-vector multiplication," in *2016 53rd ACM/EDAC/IEEE Design Automation Conference (DAC)*, 2016, pp. 1–6, doi: [10.1145/2897937.2898010](https://doi.org/10.1145/2897937.2898010).
- [7] A. Agrawal, A. Jaiswal, C. Lee, and K. Roy, "X-sram: Enabling in-memory boolean computations in cmos static random access memories," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 12, pp. 4219–4232, 2018, doi: [10.1109/TCSI.2018.2848999](https://doi.org/10.1109/TCSI.2018.2848999).
- [8] N. Verma, H. Jia, H. Valavi, Y. Tang, M. Ozatay, L.-Y. Chen, B. Zhang, and P. Deaville, "In-memory computing: Advances and prospects," *IEEE Solid-State Circuits Magazine*, vol. 11, no. 3, pp. 43–55, 2019, doi: [10.1109/MSSC.2019.2922889](https://doi.org/10.1109/MSSC.2019.2922889).
- [9] M.-H. Chiang, K. Kim, C.-T. Chuang, and C. Tretz, "High-density reduced-stack logic circuit techniques using independent-gate controlled double-gate devices," *IEEE Transactions on Electron Devices*, vol. 53, no. 9, pp. 2370–2377, 2006, doi: [10.1109/TED.2006.881052](https://doi.org/10.1109/TED.2006.881052).
- [10] A. Kamath, Z. Chen, N. Shen, N. Singh, G. Q. Lo, D.-L. Kwong, D. Kasprovicz, A. Pfitzner, and W. Maly, "Realizing and and or functions with single vertical-slit field-effect transistor," *IEEE Electron Device Letters*, vol. 33, no. 2, pp. 152–154, 2012, doi: [10.1109/LED.2011.2176309](https://doi.org/10.1109/LED.2011.2176309).
- [11] T. Böske, J. Müller, D. Braeuhaus, U. Schroeder, and U. Botzger, "Ferroelectricity in hafnium oxide thin films," *Applied Physics Letters*, vol. 99, pp. 102903–102903, 09 2011, doi: [10.1063/1.3634052](https://doi.org/10.1063/1.3634052).
- [12] M. M. Dahan, H. Mulaosmanovic, O. Levit, S. Dünkel, S. Beyer, and E. Yalon, "Sub-nanosecond switching of si:hfo2 ferroelectric field-effect transistor," *Nano Letters*, vol. 23, no. 4, pp. 1395–1400, Feb 2023, doi: [10.1021/acs.nanolett.2c04706](https://doi.org/10.1021/acs.nanolett.2c04706).
- [13] H. Mulaosmanovic, S. Slesazek, J. Ocker, M. Pesic, S. Muller, S. Flachowsky, J. Müller, P. Polakowski, J. Paul, S. Jansen, S. Kolodinski, C. Richter, S. Piontek, T. Schenk, A. Kersch, C. Kuneth, R. van Bentum, U. Schroder, and T. Mikolajick, "Evidence of single domain switching in hafnium oxide based fetes: Enabler for multi-level fetef memory cells," in *2015 IEEE International Electron Devices Meeting (IEDM)*, 2015, pp. 26.8.1–26.8.3, doi: [10.1109/IEDM.2015.7409777](https://doi.org/10.1109/IEDM.2015.7409777).
- [14] M. Trentzsch, S. Flachowsky, R. Richter, J. Paul, B. Reimer, D. Utess, S. Jansen, H. Mulaosmanovic, S. Müller, S. Slesazek, J. Ocker, M. Noack, J. Müller, P. Polakowski, J. Schreiter, S. Beyer, T. Mikolajick, and B. Rice, "A 28nm hkm super low power embedded nvm technology based on ferroelectric fetes," in *2016 IEEE International Electron Devices Meeting (IEDM)*, 2016, pp. 11.5.1–11.5.4, doi: [10.1109/IEDM.2016.7838397](https://doi.org/10.1109/IEDM.2016.7838397).
- [15] S. Dünkel, M. Trentzsch, R. Richter, P. Moll, C. Fuchs, O. Gehring, M. Majer, S. Witte, B. Müller, T. Melde, H. Mulaosmanovic, S. Slesazek, S. Müller, J. Ocker, M. Noack, D.-A. Löh, P. Polakowski, J. Müller, T. Mikolajick, J. Höntschel, B. Rice, J. Pellerin, and S. Beyer, "A fetef based super-low-power ultra-fast embedded nvm technology for 22nm fdsoi and beyond," in *2017 IEEE International Electron Devices Meeting (IEDM)*, 2017, pp. 19.7.1–19.7.4, doi: [10.1109/IEDM.2017.8268425](https://doi.org/10.1109/IEDM.2017.8268425).
- [16] B. Zeng, M. Liao, Q. Peng, W. Xiao, J. Liao, S. Zheng, and Y. Zhou, "2-bit/cell operation of hf0.5zr0.5o2 based fetef memory devices for nand applications," *IEEE Journal of the Electron Devices Society*, vol. 7, pp. 551–556, 2019, doi: [10.1109/JEDS.2019.2913426](https://doi.org/10.1109/JEDS.2019.2913426).
- [17] M. Rafiq, S. S. Parihar, Y. S. Chauhan, and S. Sahay, "Efficient implementation of max-pooling algorithm exploiting history-effect in ferroelectric-finfets," *IEEE Transactions on Electron Devices*, vol. 69, no. 11, pp. 6446–6452, 2022, doi: [10.1109/TED.2022.3207114](https://doi.org/10.1109/TED.2022.3207114).
- [18] M. Jerry, P.-Y. Chen, J. Zhang, P. Sharma, K. Ni, S. Yu, and S. Datta, "Ferroelectric fet analog synapse for acceleration of deep neural network training," in *2017 IEEE International Electron Devices Meeting (IEDM)*, 2017, pp. 6.2.1–6.2.4, doi: [10.1109/IEDM.2017.8268338](https://doi.org/10.1109/IEDM.2017.8268338).
- [19] P. Wang, Z. Wang, W. Shim, J. Hur, S. Datta, A. I. Khan, and S. Yu, "Drain-erase scheme in ferroelectric field-effect transistor—part i: Device characterization," *IEEE Transactions on Electron Devices*, vol. 67, no. 3, pp. 955–961, 2020, doi: [10.1109/TED.2020.2969401](https://doi.org/10.1109/TED.2020.2969401).
- [20] H. Mulaosmanovic, D. Kleimaier, S. Dünkel, S. Beyer, T. Mikolajick, and S. Slesazek, "Ferroelectric transistors with asymmetric double gate for memory window exceeding 12 v and disturb-free read," *Nanoscale*, vol. 13, pp. 16258–16266, 2021, doi: [10.1039/D1NR05107E](https://doi.org/10.1039/D1NR05107E).
- [21] S. Chatterjee, S. Thomann, K. Ni, Y. S. Chauhan, and H. Amrouch, "Comprehensive variability analysis in dual-port fetef for reliable multi-level-cell storage," *IEEE Transactions on Electron Devices*, vol. 69, no. 9, pp. 5316–5323, 2022, doi: [10.1109/TED.2022.3192808](https://doi.org/10.1109/TED.2022.3192808).
- [22] E. T. Breyer, H. Mulaosmanovic, T. Mikolajick, and S. Slesazek, "Reconfigurable nand/nor logic gates in 28 nm hkm and 22 nm fd-soi fetef technology," in *2017 IEEE International Electron Devices Meeting (IEDM)*, 2017, pp. 28.5.1–28.5.4, doi: [10.1109/IEDM.2017.8268471](https://doi.org/10.1109/IEDM.2017.8268471).
- [23] Y.-F. Tan, K.-C. Chang, T.-M. Tsai, T.-C. Chang, W.-C. Chen, Y.-H. Yeh, C.-W. Wu, C.-C. Lin, and S. M. Sze, "Implementing boolean logic in ferroelectric field-effect transistors," *Advanced Electronic Materials*, vol. n/a, no. n/a, p. 2201137, doi: [10.1002/aem.202201137](https://doi.org/10.1002/aem.202201137).
- [24] S. Sahay, B. S. Swaroop, and A. Saxena, "Satisfiability Attack-resilient Camouflaged Multiple Multivariable Logic-in-Memory Exploiting 3D NAND Flash Array," 11 2022, doi: [10.36227/techrxiv.21532455.v1](https://doi.org/10.36227/techrxiv.21532455.v1).
- [25] A. D. Gaidhane, R. Dangi, S. Sahay, A. Verma, and Y. S. Chauhan, "A computationally efficient compact model for ferroelectric switching with asymmetric non-periodic input signals," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, pp. 1–1, 2022, doi: [10.1109/TCAD.2022.3203956](https://doi.org/10.1109/TCAD.2022.3203956).
- [26] K. Ni, M. Jerry, J. A. Smith, and S. Datta, "A circuit compatible accurate compact model for ferroelectric-fets," in *2018 IEEE Symposium on VLSI Technology*, 2018, pp. 131–132, doi: [10.1109/VLSIT.2018.8510622](https://doi.org/10.1109/VLSIT.2018.8510622).
- [27] S. Chatterjee, S. Kumar, A. Gaidhane, C. K. Dabhi, Y. S. Chauhan, and H. Amrouch, "Ferroelectric fdsoi fet modeling for memory and logic applications," *Solid-State Electronics*, vol. 200, p. 108554, 2023, doi: [10.1016/j.sse.2022.108554](https://doi.org/10.1016/j.sse.2022.108554).
- [28] P. Kushwaha, H. Agarwal, S. Khandelwal, J.-P. Duarte, A. Medury, C. Hu, and Y. S. Chauhan, "Bsim-img: Compact model for rf-soi mosfets," in *2015 73rd Annual Device Research Conference (DRC)*, 2015, pp. 287–288, doi: [10.1109/DRC.2015.7175688](https://doi.org/10.1109/DRC.2015.7175688).
- [29] S. Sahay and M. J. Kumar, "Insight into lateral band-to-band-tunneling in nanowire junctionless fetes," *IEEE Transactions on Electron Devices*, vol. 63, no. 10, pp. 4138–4142, 2016, doi: [10.1109/TED.2016.2601239](https://doi.org/10.1109/TED.2016.2601239).
- [30] —, "Controlling 1-btbt and volume depletion in nanowire jlfets using core-shell architecture," *IEEE Transactions on Electron Devices*, vol. 63, no. 9, pp. 3790–3794, 2016, doi: [10.1109/TED.2016.2591588](https://doi.org/10.1109/TED.2016.2591588).
- [31] M. Hoffmann, A. J. Tan, N. Shanker, Y.-H. Liao, L.-C. Wang, J.-H. Bae, C. Hu, and S. Salahuddin, "Fast read-after-write and depolarization fields in high endurance n-type ferroelectric fetes," *IEEE Electron Device Letters*, vol. 43, no. 5, pp. 717–720, 2022, doi: [10.1109/LED.2022.3163354](https://doi.org/10.1109/LED.2022.3163354).
- [32] Z. Wang, N. Tasneem, J. Hur, H. Chen, S. Yu, W. Chen, and A. Khan, "Standby bias improvement of read after write delay in ferroelectric field effect transistors," in *2021 IEEE International Electron Devices Meeting (IEDM)*, 2021, pp. 19.3.1–19.3.4, doi: [10.1109/IEDM19574.2021.9720502](https://doi.org/10.1109/IEDM19574.2021.9720502).